HEF4049BT-Q100 [NEXPERIA]
Hex inverting buffersProduction;型号: | HEF4049BT-Q100 |
厂家: | Nexperia |
描述: | Hex inverting buffersProduction 光电二极管 逻辑集成电路 |
文件: | 总11页 (文件大小:719K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
HEF4049B-Q100
Hex inverting buffers
Rev. 3 — 17 June 2016
Product data sheet
1. General description
The HEF4049B-Q100 provides six inverting buffers with high current output capability
suitable for driving TTL or high capacitive loads. Since input voltages in excess of the
supply voltage of the buffers are permitted, the buffers may also be used to convert logic
levels of up to 15 V to standard TTL levels. Their guaranteed fan-out into common bipolar
logic elements is shown in Table 3.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 3) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 3)
Specified from 40 C to +85 C
Accepts input voltages in excess of the supply voltage
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Complies with JEDEC standard JESD 13-B
3. Applications
Industrial
LOCMOS (Local Oxidation CMOS) to DTL/TTL converter
HIGH sink current for driving two TTL loads
HIGH-to-LOW level logic conversion
HEF4049B-Q100
Nexperia
Hex inverting buffers
4. Ordering information
Table 1.
Ordering information
All types operate from 40 C to +85 C.
Type number
Package
Name
Description
plastic small outline package; 16 leads; body width 3.9 mm
Version
HEF4049BT-Q100 SO16
SOT109-1
5. Functional diagram
ꢀ
ꢂ
ꢄ
ꢁ$
ꢂ$
ꢀ$
ꢄ$
ꢃ$
ꢆ$
ꢁ<
ꢂ<
ꢀ<
ꢄ<
ꢃ<
ꢆ<
ꢃ
ꢅ
ꢆ
ꢇ
ꢁꢈ
ꢁꢂ
ꢁꢃ
ꢁꢁ
ꢁꢄ
LQSXW
<
$
9
66
ꢀꢀꢁDDLꢂꢂꢁ
PQDꢂꢃꢁ
ꢀꢀꢁDDHꢄꢀꢃ
Fig 1. Logic symbol
Fig 2. Logic diagram for one gate
Fig 3. Input protection circuit
6. Pinning information
6.1 Pinning
+()ꢀꢁꢀꢂ%ꢃ4ꢄꢁꢁ
ꢁꢆ
ꢁꢃ
ꢁꢄ
ꢁꢀ
ꢁꢂ
ꢁꢁ
ꢁꢈ
ꢇ
ꢁ
ꢂ
ꢀ
ꢄ
ꢃ
ꢆ
ꢅ
ꢊ
9
QꢉFꢉ
ꢆ<
ꢆ$
QꢉFꢉ
ꢃ<
ꢃ$
ꢄ<
ꢄ$
''
ꢁ<
ꢁ$
ꢂ<
ꢂ$
ꢀ<
ꢀ$
9
66
DDDꢅꢀꢀꢄꢆꢁꢇ
Fig 4. Pin configuration
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
2 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
6.2 Pin description
Table 2.
Symbol
VDD
Pin description
Pin
Description
supply voltage
output
1
1Y to 6Y
1A to 6A
VSS
2, 4, 6, 10, 12, 15
3, 5, 7, 9, 11, 14
input
8
ground supply voltage
not connected
n.c.
13, 16
7. Functional description
Table 3.
Guaranteed fan-out
Driven element
Standard TTL
74 LS
Guaranteed fan-out
2
9
74 L
16
8. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDD
IIK
Parameter
Conditions
Min
0.5
10
0.5
-
Max
+18
-
Unit
V
supply voltage
input clamping current
input voltage
VI < 0.5 V
mA
V
VI
+18
10
10
50
IOK
output clamping current
input/output current
supply current
VO < 0.5 V or VO > VDD + 0.5 V
mA
mA
mA
C
II/O
-
IDD
-
Tstg
Tamb
Ptot
P
storage temperature
ambient temperature
total power dissipation
power dissipation
65
40
-
+150
+85
500
100
C
[1]
Tamb 40 C to +85 C
mW
mW
per output
-
[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
9. Recommended operating conditions
Table 5.
Symbol
VDD
Recommended operating conditions
Parameter
Conditions
Min
Typ
Max
Unit
supply voltage
input voltage
3
0
-
-
-
15
15
V
VI
V
Tamb
ambient temperature
in free air
40
+85
C
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
3 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
Table 5.
Symbol
t/V
Recommended operating conditions …continued
Parameter
Conditions
VDD = 5 V
Min
Typ
Max
3.75
0.5
Unit
s/V
s/V
s/V
input transition rise and fall rate
-
-
-
-
-
-
VDD = 10 V
VDD = 15 V
0.08
10. Static characteristics
Table 6.
Static characteristics
VSS = 0 V; VI = VSS or VDD unless otherwise specified.
Symbol Parameter
Conditions
VDD
Tamb = 40 C Tamb = 25 C Tamb = 85 C Unit
Min
Max
Min
Max
Min
Max
VIH
HIGH-level input voltage
IO < 1 A
5 V
3.5
-
3.5
-
3.5
-
V
10 V
15 V
5 V
7.0
-
7.0
-
7.0
-
V
11.0
-
11.0
-
11.0
-
V
VIL
LOW-level input voltage
IO < 1 A
-
1.5
-
1.5
-
1.5
V
10 V
15 V
5 V
-
3.0
-
3.0
-
3.0
V
-
4.0
-
4.0
-
4.0
V
VOH
VOL
IOH
HIGH-level output voltage IO < 1 A
4.95
-
4.95
-
4.95
-
V
10 V
15 V
5 V
9.95
-
9.95
-
9.95
-
V
14.95
-
14.95
-
0.05
0.05
0.05
-
14.95
-
V
LOW-level output voltage
HIGH-level output current
IO < 1 A
-
0.05
-
-
0.05
V
10 V
15 V
5 V
-
0.05
-
-
0.05
V
-
1.7
0.52
1.3
3.6
3.5
12.0
24.0
-
0.05
-
1.4
0.44
1.1
3.0
2.9
10.0
20.0
-
-
1.1
0.36
0.9
2.4
2.3
8.0
16.0
-
0.05
V
VO = 2.5 V
VO = 4.6 V
VO = 9.5 V
VO = 13.5 V
VO = 0.4 V
VO = 0.5 V
VO = 1.5 V
VDD = 15 V
IO = 0 A
-
-
-
-
-
-
-
-
mA
mA
mA
mA
mA
mA
mA
5 V
-
-
10 V
15 V
4.75 V
10 V
15 V
15 V
5 V
-
-
-
-
-
IOL
LOW-level output current
-
-
-
-
-
II
input leakage current
supply current
0.3
4.0
8.0
16.0
-
0.3
4.0
8.0
16.0
7.5
1.0 A
IDD
-
-
-
30
60
A
A
10 V
15 V
-
-
-
-
-
-
120 A
pF
CI
input capacitance
-
-
-
-
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
4 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
11. Dynamic characteristics
Table 7.
Dynamic characteristics
VSS = 0 V; CL = 50 pF; tr = tf 20 ns; Tamb = 25 C; unless otherwise specified.
Symbol Parameter
Conditions
VDD
5 V
Extrapolation formula
26 ns + (0.18 ns/pF)CL
11 ns + (0.08 ns/pF)CL
9 ns + (0.05 ns/pF)CL
23 ns + (0.55 ns/pF)CL
14 ns + (0.23 ns/pF)CL
12 ns + (0.16 ns/pF)CL
3 ns + (0.35 ns/pF)CL
3 ns + (0.14 ns/pF)CL
2 ns + (0.09 ns/pF)CL
10 ns + (1.00 ns/pF)CL
9 ns + (0.42 ns/pF)CL
6 ns + (0.28 ns/pF)CL
Min
Typ
35
15
12
50
25
20
20
10
7
Max Unit
[1]
[1]
[1]
[1]
tPHL
HIGH to LOW
nA to nY;
see Figure 5
-
-
-
-
-
-
-
-
-
-
-
-
70
30
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
propagation delay
10 V
15 V
5 V
25
tPLH
tTHL
tTLH
LOW to HIGH
propagation delay
nA to nY;
see Figure 5
100
50
10 V
15 V
5 V
40
HIGH to LOW output see Figure 5
transition time
40
10 V
15 V
5 V
20
14
LOW to HIGH output see Figure 5
transition time
60
30
20
120
60
10 V
15 V
40
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
Table 8.
Dynamic power dissipation PD
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.
Symbol
Parameter
VDD
5 V
Typical formula for PD (W)
where:
2
PD
dynamic power
dissipation
PD = 2500 fi + (fo CL) VDD
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VDD = supply voltage in V;
(fo CL) = sum of the outputs.
2
2
10 V
15 V
PD = 11000 fi + (fo CL) VDD
PD = 35000 fi + (fo CL) VDD
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
5 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
12. Waveforms
W
W
I
U
9
,
ꢇꢈꢋꢌ
LQSXW
9
0
ꢁꢈꢋꢌ
ꢈꢋ9
W
W
3/+
3+/
9
2+
ꢇꢈꢋꢌ
RXWSXW
9
0
ꢁꢈꢋꢌ
9
2/
W
W
7+/
7/+
ꢀꢀꢁDDLꢂꢂꢄ
Measurement points are given in Table 9.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig 5. Input (nA) to output (nY) propagation delays and transition times
Table 9.
Input
VM
Measurement points
Output
VM
VI
VX
VY
0.5VDD
0 V to VDD
0.5VDD
0.1VDD
0.9VDD
9
''
9
9
2
,
*
'87
&
/
5
7
ꢀꢀꢁDDJꢁꢈꢇ
Test data is given in Table 10.
Definitions for test circuit:
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig 6. Test circuit for measuring switching times
Table 10. Test data
Supply voltage
Input
VI
Load
CL
VM
tr, tf
5 V to 15 V
VDD
0.5VI
20 ns
50 pF
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
6 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
13. Package outline
62ꢄꢋꢌꢅSODVWLFꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢍꢅꢄꢋꢅOHDGVꢍꢅERG\ꢅZLGWKꢅꢈꢆꢂꢅPPꢅ
627ꢄꢁꢂꢃꢄꢅ
'ꢋ
(ꢋ
$ꢋ
;ꢋ
Fꢋ
\ꢋ
+ꢋ
(ꢋ
Yꢋ 0ꢋ
$ꢋ
=ꢋ
ꢁꢆꢋ
ꢇꢋ
4ꢋ
$ꢋ
ꢂꢋ
$ꢋ
ꢍ$ꢋꢋꢎꢋ
ꢀꢋ
$ꢋ
ꢁꢋ
SLQꢋꢁꢋLQGH[ꢋ
șꢋ
/ꢋ
Sꢋ
/ꢋ
ꢁꢋ
ꢊꢋ
Hꢋ
Zꢋ 0ꢋ
GHWDLOꢋ;ꢋ
Eꢋ
Sꢋ
ꢈꢋ
ꢂꢉꢃꢋ
VFDOHꢋ
ꢃꢋPPꢋ
',0(16,216ꢅꢉLQFKꢅGLPHQVLRQVꢅDUHꢅGHULYHGꢅIURPꢅWKHꢅRULJLQDOꢅPPꢅGLPHQVLRQVꢊꢅ
$ꢅ
ꢉꢄꢊꢅ
ꢉꢄꢊꢅ
ꢉꢄꢊꢅ
81,7ꢅ
PPꢋ
$ꢅ
$ꢅ
$ꢅ
Eꢅ
Fꢅ
'ꢅ
(ꢅ
Hꢅ
+ꢅ
/ꢅ
/ꢅ
Sꢅ
4ꢅ
Yꢅ
Zꢅ
\ꢅ
ꢈꢉꢁꢋ
=ꢅ
șꢋ
ꢄꢅ
ꢇꢅ
ꢈꢅ
Sꢅ
(ꢅ
PD[ꢆꢅ
ꢈꢉꢂꢃꢋ ꢁꢉꢄꢃꢋ
ꢈꢉꢁꢈꢋ ꢁꢉꢂꢃꢋ
ꢈꢉꢄꢇꢋ ꢈꢉꢂꢃꢋ ꢁꢈꢉꢈꢋ
ꢈꢉꢀꢆꢋ ꢈꢉꢁꢇꢋ ꢇꢉꢊꢋ
ꢄꢉꢈꢋ
ꢀꢉꢊꢋ
ꢆꢉꢂꢋ
ꢃꢉꢊꢋ
ꢋ
ꢁꢉꢈꢋ
ꢈꢉꢄꢋ
ꢈꢉꢅꢋ
ꢈꢉꢆꢋ
ꢈꢉꢅꢋ
ꢈꢉꢀꢋ
ꢁꢉꢂꢅꢋ
ꢈꢉꢈꢃꢋ
ꢁꢉꢈꢃꢋ
ꢁꢉꢅꢃꢋ
ꢈꢉꢂꢋ ꢃꢋ ꢈꢉꢂꢃꢋ
ꢈꢉꢂꢃꢋ
ꢈꢉꢈꢁꢋ
Rꢋ
ꢊꢋ
Rꢋ
ꢈꢋ
ꢈꢉꢈꢁꢈꢈꢋ
ꢈꢉꢈꢈꢅꢃꢋ
ꢈꢉꢈꢁꢈꢋ ꢈꢉꢈꢃꢅꢋ
ꢈꢉꢈꢈꢄꢋ ꢈꢉꢈꢄꢇꢋ
ꢈꢉꢈꢁꢇꢋ
ꢈꢉꢈꢁꢄꢋ
ꢈꢉꢀꢇꢋ ꢈꢉꢁꢆꢋ
ꢈꢉꢀꢊꢋ ꢈꢉꢁꢃꢋ
ꢈꢉꢂꢄꢄꢋ
ꢈꢉꢂꢂꢊꢋ
ꢈꢉꢈꢀꢇꢋ ꢈꢉꢈꢂꢊꢋ
ꢈꢉꢈꢁꢆꢋ ꢈꢉꢈꢂꢈꢋ
ꢈꢉꢈꢂꢊꢋ
ꢈꢉꢈꢁꢂꢋ
LQFKHVꢋ
ꢈꢉꢈꢄꢁꢋ
ꢈꢉꢈꢆꢇꢋ
ꢈꢉꢈꢁꢋ ꢈꢉꢈꢁꢋ ꢈꢉꢈꢈꢄꢋ
1RWHꢅ
ꢁꢉꢋ3ODVWLFꢋRUꢋPHWDOꢋSURWUXVLRQVꢋRIꢋꢈꢉꢁꢃꢋPPꢋꢍꢈꢉꢈꢈꢆꢋLQFKꢎꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢉꢋꢋ
ꢅ5()(5(1&(6ꢅ
ꢅ-('(&ꢅ ꢅ-(,7$ꢅ
ꢋ06ꢏꢈꢁꢂꢋ
287/,1(ꢅ
9(56,21ꢅ
(8523($1ꢅ
352-(&7,21ꢅ
,668(ꢅ'$7(ꢅ
ꢅ,(&ꢅ
ꢇꢇꢏꢁꢂꢏꢂꢅꢋ
ꢈꢀꢏꢈꢂꢏꢁꢇꢋ
ꢋ627ꢁꢈꢇꢏꢁꢋ
ꢋꢈꢅꢆ(ꢈꢅꢋ
Fig 7. Package outline SOT109-1 (SO16)
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
7 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
14. Abbreviations
Table 11. Abbreviations
Acronym
DTL
Description
Diode Transistor Logic
Local Oxidation CMOS
Transistor Transistor Logic
Human Body Model
ElectroStatic Discharge
Machine Model
LOCMOS
TTL
HBM
ESD
MM
MIL
Military
15. Revision history
Table 12. Revision history
Document ID
Release date
20160617
Data sheet status
Change notice
Supersedes
HEF4049B_Q100 v.3
Modifications:
Product data sheet
-
HEF4049B_Q100 v.2
• Table 4: condition for input clamping current changed (typo corrected).
• Table 5: maximum value for input voltage changed (typo corrected).
HEF4049B_Q100 v.2
Modifications:
20140910
• Section 2: ESD protection: MIL-STD-833 changed to MIL-STD883
20130228 Product data sheet
Product data sheet
-
HEF4049B_Q100 v.1
HEF4049B_Q100 v.1
-
-
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
8 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
16. Legal information
16.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
Suitability for use in automotive applications — This Nexperia
product has been qualified for use in automotive
16.2 Definitions
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
16.3 Disclaimers
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia's aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
9 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
©
HEF4049B_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 17 June 2016
10 of 11
HEF4049B-Q100
Nexperia
Hex inverting buffers
18. Contents
1
2
3
4
5
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
7
Functional description . . . . . . . . . . . . . . . . . . . 3
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
Recommended operating conditions. . . . . . . . 3
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4
Dynamic characteristics . . . . . . . . . . . . . . . . . . 5
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 7
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Revision history. . . . . . . . . . . . . . . . . . . . . . . . . 8
8
9
10
11
12
13
14
15
16
Legal information. . . . . . . . . . . . . . . . . . . . . . . . 9
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 9
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 10
16.1
16.2
16.3
16.4
17
18
Contact information. . . . . . . . . . . . . . . . . . . . . 10
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 17 June 2016
相关型号:
HEF4049BT-T
IC 4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16, Gate
NXP
©2020 ICPDF网 联系我们和版权申明