74LVC2GU04GW [NEXPERIA]

Dual unbuffered inverterProduction;
74LVC2GU04GW
型号: 74LVC2GU04GW
厂家: Nexperia    Nexperia
描述:

Dual unbuffered inverterProduction

文件: 总15页 (文件大小:247K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LVC2GU04  
Dual unbuffered inverter  
Rev. 13 — 20 January 2022  
Product data sheet  
1. General description  
The 74LVC2GU04 is a dual unbuffered inverter. Inputs can be driven from either 3.3 V or 5 V  
devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
environments.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power dissipation  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standard no. 8-1A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC2GU04GW  
-40 °C to +125 °C  
TSSOP6  
plastic thin shrink small outline package; 6 leads; SOT363-2  
body width 1.25 mm  
74LVC2GU04GV  
74LVC2GU04GM  
-40 °C to +125 °C  
-40 °C to +125 °C  
SC-74; TSOP6 plastic surface-mounted package; 6 leads  
SOT457  
SOT886  
XSON6  
XSON6  
XSON6  
plastic extremely thin small outline package;  
no leads; 6 terminals; body 1 × 1.45 × 0.5 mm  
74LVC2GU04GN  
74LVC2GU04GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 × 1.0 × 0.35 mm  
SOT1115  
SOT1202  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 × 1.0 × 0.35 mm  
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
4. Marking  
Table 2. Marking codes  
Type number  
Marking [1]  
74LVC2GU04GW  
74LVC2GU04GV  
74LVC2GU04GM  
74LVC2GU04GN  
74LVC2GU04GS  
YD  
VU4  
YD  
YD  
YD  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
5. Functional diagram  
V
V
CC  
CC  
6
1
1A  
1Y  
1
1
1
3
6
4
100 Ω  
Y
A
4
3
2A  
2Y  
mnb106  
mnb107  
mna636  
Fig. 1. Logic symbol  
Fig. 2. IEC logic symbol  
Fig. 3. Logic diagram (one gate)  
6. Pinning information  
6.1. Pinning  
74LVC2GU04  
74LVC2GU04  
1A  
GND  
2A  
1
2
3
6
5
4
1Y  
74LVC2GU04  
1
2
3
6
5
4
1A  
GND  
2A  
1Y  
1A  
GND  
2A  
1
2
3
6
5
4
1Y  
V
CC  
V
CC  
V
CC  
2Y  
2Y  
2Y  
001aab681  
Transparent top view  
001aag421  
Transparent top view  
001aab680  
Fig. 4. Pin configuration  
SOT363-2 (TSSOP6)  
and SOT457 (SC-74; TSOP6)  
Fig. 5. Pin configuration  
SOT886 (XSON6)  
Fig. 6. Pin configuration SOT1115  
and SOT1202 (XSON6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
2 / 15  
 
 
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
6.2. Pin description  
Table 3. Pin description  
Symbol  
Pin  
1
Description  
1A  
data input  
GND  
2A  
2
ground (0 V)  
data input  
3
2Y  
4
data output  
supply voltage  
data output  
VCC  
1Y  
5
6
7. Functional description  
Table 4. Function table  
H = HIGH voltage level; L = LOW voltage level.  
Input  
nA  
L
Output  
nY  
H
H
L
8. Limiting values  
Table 5. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
-0.5  
-50  
-0.5  
-50  
-0.5  
-
Max  
+6.5  
-
Unit  
V
VCC  
IIK  
supply voltage  
input clamping current  
input voltage  
VI < 0 V  
mA  
V
VI  
[1]  
[1]  
+6.5  
-
IOK  
VO  
IO  
output clamping current  
output voltage  
VO < 0 V  
mA  
V
Active mode  
VO = 0 V to VCC  
VCC + 0.5  
±50  
100  
-
output current  
mA  
mA  
mA  
°C  
ICC  
IGND  
Tstg  
Ptot  
supply current  
-
ground current  
-100  
-65  
-
storage temperature  
total power dissipation  
+150  
250  
Tamb = -40 °C to +125 °C  
[2]  
mW  
[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For SOT363-2 (TSSOP6) package: Ptot derates linearly with 3.7 mW/K above 83 °C.  
For SOT457 (SC-74; TSOP6) package: Ptot derates linearly with 4.1 mW/K above 89 °C.  
For SOT886 (XSON6) package: Ptot derates linearly with 3.3 mW/K above 74 °C.  
For SOT1115 (XSON6) package: Ptot derates linearly with 3.2 mW/K above 71 °C.  
For SOT1202 (XSON6) package: Ptot derates linearly with 3.3 mW/K above 74 °C.  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
3 / 15  
 
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
9. Recommended operating conditions  
Table 6. Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
5.5  
Unit  
V
VCC  
VI  
supply voltage  
1.65  
-
-
-
-
-
-
input voltage  
0
0
5.5  
V
VO  
output voltage  
Active mode  
VCC  
+125  
20  
V
Tamb  
Δt/ΔV  
ambient temperature  
input transition rise and fall rate  
-40  
-
°C  
VCC = 1.65 V to 2.7 V  
VCC = 2.7 V to 5.5 V  
ns/V  
ns/V  
-
10  
10. Static characteristics  
Table 7. Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
-40 °C to +125 °C Unit  
Min  
Typ [1]  
Max  
Min  
Max  
VIH  
VIL  
HIGH-level input  
voltage  
VCC = 1.65 V to 5.5 V  
VCC = 1.65 V to 5.5 V  
0.75VCC  
-
-
0.8VCC  
-
V
V
LOW-level input  
voltage  
-
-
-
0.25VCC  
-
0.2VCC  
VOH  
HIGH-level output VI = VIH or VIL  
voltage  
IO = -100 μA;  
VCC - 0.1  
-
VCC - 0.1  
-
V
VCC = 1.65 V to 5.5 V  
IO = -4 mA; VCC = 1.65 V  
IO = -8 mA; VCC = 2.3 V  
IO = -12 mA; VCC = 2.7 V  
IO = -24 mA; VCC = 3.0 V  
IO = -32 mA; VCC = 4.5 V  
1.2  
1.9  
2.2  
2.3  
3.8  
-
-
-
-
-
-
-
-
-
-
0.95  
1.7  
1.9  
2.0  
3.4  
-
-
-
-
-
V
V
V
V
V
VOL  
LOW-level output VI = VIH or VIL  
voltage  
IO = 100 μA;  
-
-
0.1  
-
0.1  
V
VCC = 1.65 V to 5.5 V  
IO = 4 mA; VCC = 1.65 V  
IO = 8 mA; VCC = 2.3 V  
IO = 12 mA; VCC = 2.7 V  
IO = 24 mA; VCC = 3.0 V  
IO = 32 mA; VCC = 4.5 V  
-
-
-
-
-
-
-
0.45  
0.3  
-
-
-
-
-
-
0.7  
0.45  
0.6  
0.8  
0.8  
±1  
V
-
V
-
0.4  
V
-
-
0.55  
0.55  
±1  
V
V
II  
input leakage  
current  
VI = 5.5 V or GND;  
VCC = 0 V to 5.5 V  
±0.1  
μA  
ICC  
CI  
supply current  
VI = 5.5 V or GND; IO = 0 A;  
VCC = 1.65 V to 5.5 V  
-
-
0.1  
5
4
-
-
-
4
-
μA  
pF  
input capacitance VCC = 3.3 V; VI = GND to VCC  
[1] All typical values are measured at VCC = 3.3 V and at Tamb = 25 °C.  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
4 / 15  
 
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
11. Dynamic characteristics  
Table 8. Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 8.  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
Typ [1]  
-40 °C to +125 °C Unit  
Min  
Max  
Min  
Max  
tpd  
propagation delay nA to nY; see Fig. 7  
VCC = 1.65 V to 1.95 V  
[2]  
0.5  
0.3  
0.3  
0.3  
0.3  
-
2.3  
1.8  
2.6  
2.3  
1.7  
7.8  
5.0  
4.0  
4.5  
3.7  
3.0  
-
0.5  
0.3  
0.3  
0.3  
0.3  
6.3  
5.0  
5.6  
4.5  
3.8  
ns  
ns  
ns  
ns  
ns  
pF  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
CPD  
power dissipation  
capacitance  
VI = GND to VCC; VCC = 3.3 V [3]  
[1] Typical values are measured at Tamb = 25 °C and VCC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.  
[2] tpd is the same as tPLH and tPHL  
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD × VCC 2 × fi × N + ∑(CL × VCC 2 × fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
∑(CL × VCC 2 × fo) = sum of outputs.  
11.1. Waveforms and test circuit  
V
I
V
V
M
nA input  
M
GND  
t
t
PHL  
PLH  
V
OH  
V
M
V
M
nY output  
V
mna344  
OL  
Measurement points are given in Table 9.  
VOL and VOH are typical output voltage drop that occur with the output load.  
Fig. 7. The input (nA) to output (nY) propagation delay times  
Table 9. Measurement points  
Supply voltage  
VCC  
Input  
Output  
VM  
VM  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
0.5 × VCC  
0.5 × VCC  
1.5 V  
0.5 × VCC  
0.5 × VCC  
1.5 V  
3.0 V to 3.6 V  
4.5 V to 5.5 V  
1.5 V  
1.5 V  
0.5 × VCC  
0.5 × VCC  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
5 / 15  
 
 
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
V
EXT  
V
CC  
R
L
V
V
O
I
G
DUT  
R
T
C
L
R
L
mna616  
Test data is given in Table 10.  
Definitions for test circuit:  
RL = Load resistance;  
CL = Load capacitance including jig and probe capacitance;  
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator;  
VEXT = External voltage for measuring switching times.  
Fig. 8. Test circuit for measuring switching times  
Table 10. Test data  
Supply voltage  
VCC  
Input  
VI  
Load  
CL  
VEXT  
tr = tf  
RL  
tPLH, tPHL  
open  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
VCC  
VCC  
2.7 V  
2.7 V  
VCC  
≤ 2.0 ns  
≤ 2.0 ns  
≤ 2.5 ns  
≤ 2.5 ns  
≤ 2.5 ns  
30 pF  
30 pF  
50 pF  
50 pF  
50 pF  
1 kΩ  
500 Ω  
500 Ω  
500 Ω  
500 Ω  
open  
open  
3.0 V to 3.6 V  
4.5 V to 5.5 V  
open  
open  
mnb108  
160  
g
fs  
(mA/V)  
R
bias  
= 560 kΩ  
120  
V
CC  
80  
40  
0
0.47 µF  
100 µF  
input  
output  
V
I
A
I
O
mna638  
0
1
2
3
4
5
6
V
(V)  
CC  
fi = 1 kHz.  
VO is constant.  
Fig. 9. Typical forward transconductance as a function Fig. 10. Test set-up for measuring forward  
of supply voltage transconductance  
Tamb = 25 °C.  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
6 / 15  
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
12. Application information  
Some applications are:  
Linear amplifier (see Fig. 11)  
In crystal oscillator design (see Fig. 12)  
Remark: All values given are typical unless otherwise specified.  
R2  
V
CC  
R1  
1 µF  
R1  
U04  
R2  
Z
L
U04  
C1  
C2  
out  
mna052  
Vo(p-p) = VCC - 1.5 V centered at 0.5VCC  
.
mna053  
C1 = 47 pF (typical).  
C2 = 22 pF (typical).  
GOL = open loop gain.  
R1 = 1 MΩ to 10 MΩ (typical).  
Au = voltage amplification.  
R1 ≥ 3 kΩ, R2 ≤ 1 MΩ.  
R2 optimum value depends on the frequency  
and required stability against changes in VCC  
or average minimum ICC (ICC is typically 2 mA  
when VCC = 3.3 V and f = 10 MHz).  
ZL > 10 kΩ; GOL = 20 (typical).  
Typical unity gain bandwidth product is 5 MHz.  
Fig. 11. Linear amplifier configuration  
Fig. 12. Crystal oscillator configuration  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
7 / 15  
 
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
13. Package outline  
TSSOP6: plastic thin shrink small outline package; 6 leads; body width 1.25 mm  
SOT363-2  
D
B
E
A
X
c
(6x)  
y
H
E
v
M
A
e
1
6
5
4
pin 1 index  
A
A
2
A
1
1
2
3
A
3
θ
L
w
M B  
p
b
p
(6x)  
detail X  
e
e
0
3 mm  
scale  
Dimensions (mm are the original dimensions)  
Unit  
(1)  
(1)  
A
A
A
A
b
c
D
E
e
e
1
H
E
L
p
v
w
y
θ
1
2
3
p
max 1.1 0.1 1.0  
0.8 0.8  
0.30 0.25 2.2 1.35  
0.15 0.08 1.8 1.15  
2.4 0.46  
1.8 0.26  
8°  
0°  
mm  
0.15  
0.65 1.3  
0.3 0.1 0.1  
0
min  
Note  
1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.  
sot363-2_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
21-12-15  
21-12-16  
SOT363-2  
SC-88A  
MO-203  
Fig. 13. Package outline SOT363-2 (TSSOP6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
8 / 15  
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
Plastic, surface-mounted package (SC-74; TSOP6); 6 leads  
SOT457  
D
B
E
A
X
y
H
E
v
M
A
6
5
4
Q
A
pin 1  
index  
A
1
c
L
p
1
2
3
detail X  
b
p
e
w
M B  
0
1
2 mm  
scale  
Dimensions (mm are the original dimensions)  
Unit  
A
A
b
c
D
E
e
H
E
L
p
Q
v
w
y
1
p
max 1.1  
nom  
0.1  
0.40 0.26 3.1 1.7  
3.0 0.6 0.33  
2.5 0.2 0.23  
mm  
0.95  
0.2 0.2 0.1  
0.9 0.013 0.25 0.10 2.7 1.3  
min  
sot457_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
SC-74  
06-03-16  
18-11-27  
SOT457  
Fig. 14. Package outline SOT457 (SC-74; TSOP6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
9 / 15  
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm  
SOT886  
b
1
2
3
4x  
(2)  
L
L
1
e
6
5
4
e
e
1
1
6x  
(2)  
A
A
1
D
E
terminal 1  
index area  
0
1
2 mm  
scale  
Dimensions (mm are the original dimensions)  
(1)  
Unit  
A
A
b
D
E
e
e
L
L
1
1
1
max 0.5 0.04 0.25 1.50 1.05  
0.35 0.40  
0.30 0.35  
0.27 0.32  
nom  
min  
0.20 1.45 1.00 0.6  
0.17 1.40 0.95  
mm  
0.5  
Notes  
1. Including plating thickness.  
2. Can be visible in some manufacturing processes.  
sot886_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
MO-252  
JEITA  
04-07-22  
12-01-05  
SOT886  
Fig. 15. Package outline SOT886 (XSON6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
10 / 15  
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
XSON6: extremely thin small outline package; no leads;  
6 terminals; body 0.9 x 1.0 x 0.35 mm  
SOT1115  
b
3
(2)  
(4×)  
1
2
L
L
1
e
6
5
4
e
e
1
1
(2)  
(6×)  
A
1
A
D
E
terminal 1  
index area  
0
L
0.5  
scale  
1 mm  
Dimensions  
Unit  
(1)  
A
A
b
D
E
e
e
1
L
1
1
max 0.35 0.04 0.20 0.95 1.05  
0.35 0.40  
0.15 0.90 1.00 0.55 0.3 0.30 0.35  
0.12 0.85 0.95 0.27 0.32  
mm nom  
min  
Note  
1. Including plating thickness.  
2. Visible depending upon used manufacturing technology.  
sot1115_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
10-04-02  
10-04-07  
SOT1115  
Fig. 16. Package outline SOT1115 (XSON6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
11 / 15  
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
XSON6: extremely thin small outline package; no leads;  
6 terminals; body 1.0 x 1.0 x 0.35 mm  
SOT1202  
b
3
(2)  
1
2
(4×)  
L
L
1
e
6
5
4
e
e
1
1
(2)  
(6×)  
A
1
A
D
E
terminal 1  
index area  
0
L
0.5  
1 mm  
scale  
Dimensions  
Unit  
(1)  
A
A
b
D
E
e
e
1
L
1
1
max 0.35 0.04 0.20 1.05 1.05  
0.35 0.40  
0.15 1.00 1.00 0.55 0.35 0.30 0.35  
0.12 0.95 0.95 0.27 0.32  
mm nom  
min  
Note  
1. Including plating thickness.  
2. Visible depending upon used manufacturing technology.  
sot1202_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
10-04-02  
10-04-06  
SOT1202  
Fig. 17. Package outline SOT1202 (XSON6)  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
12 / 15  
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
14. Abbreviations  
Table 11. Abbreviations  
Acronym  
Description  
CMOS  
DUT  
ESD  
HBM  
MM  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
15. Revision history  
Table 12. Revision history  
Document ID  
Release date  
20220120  
Data sheet status  
Change notice Supersedes  
- 74LVC2GU04 v.12  
74LVC2GU04 v.13  
Modifications:  
Product data sheet  
Package SOT363 (SC-88) changed to SOT363-2 (TSSOP6).  
74LVC2GU04 v.12  
Modifications:  
20210419 Product data sheet 74LVC2GU04 v.11  
-
Type number 74LVC2GU04GF (SOT891 / XSON6) removed.  
Section 1 updated.  
Section 8: Derating values for Ptot total power dissipation updated.  
Fig. 14: Package outline drawing SOT457 (SC-74; TSOP6) modified.  
74LVC2GU04 v.11  
Modifications:  
20181009  
Product data sheet  
-
74LVC2GU04 v.10  
The format of this data sheet has been redesigned to comply with the identity guidelines  
of Nexperia.  
Legal texts have been adapted to the new company name where appropriate.  
74LVC2GU04 v.10  
Modifications:  
20170210  
Product data sheet  
Product data sheet  
-
-
74LVC2GU04 v.9  
74LVC2GU04 v.8  
Watermarks removed.  
74LVC2GU04 v.9  
Modifications:  
20161215  
Table 7: The maximum limits for leakage current and supply current have changed.  
74LVC2GU04 v.8  
Modifications:  
20120703  
Product data sheet  
-
74LVC2GU04 v.7  
74LVC2GU04 v.6  
Package outline drawing of SOT886 (Fig. 15) modified.  
74LVC2GU04 v.7  
Modifications:  
20111128  
Product data sheet  
-
Legal pages updated.  
74LVC2GU04 v.6  
74LVC2GU04 v.5  
74LVC2GU04 v.4  
74LVC2GU04 v.3  
74LVC2GU04 v.2  
74LVC2GU04 v.1  
20101027  
20091027  
20070521  
20040921  
20040524  
20030829  
Product data sheet  
Product data sheet  
Product data sheet  
Product specification  
Product specification  
Product specification  
-
-
-
-
-
-
74LVC2GU04 v.5  
74LVC2GU04 v.4  
74LVC2GU04 v.3  
74LVC2GU04 v.2  
74LVC2GU04 v.1  
-
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
13 / 15  
 
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
injury, death or severe property or environmental damage. Nexperia and its  
suppliers accept no liability for inclusion and/or use of Nexperia products in  
such equipment or applications and therefore such inclusion and/or use is at  
the customer’s own risk.  
16. Legal information  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Data sheet status  
Document status Product  
Definition  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
or warranty that such applications will be suitable for the specified use  
without further testing or modification.  
[1][2]  
status [3]  
Objective [short]  
data sheet  
Development  
This document contains data from  
the objective specification for  
product development.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia accepts no liability for  
any assistance with applications or customer product design. It is customer’s  
sole responsibility to determine whether the Nexperia product is suitable  
and fit for the customer’s applications and products planned, as well as  
for the planned application and use of customer’s third party customer(s).  
Customers should provide appropriate design and operating safeguards to  
minimize the risks associated with their applications and products.  
Preliminary [short]  
data sheet  
Qualification  
Production  
This document contains data from  
the preliminary specification.  
Product [short]  
data sheet  
This document contains the product  
specification.  
[1] Please consult the most recently issued document before initiating or  
completing a design.  
Nexperia does not accept any liability related to any default, damage, costs  
or problem which is based on any weakness or default in the customer’s  
applications or products, or the application or use by customer’s third party  
customer(s). Customer is responsible for doing all necessary testing for the  
customer’s applications and products using Nexperia products in order to  
avoid a default of the applications and the products or of the application or  
use by customer’s third party customer(s). Nexperia does not accept any  
liability in this respect.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have  
changed since this document was published and may differ in case of  
multiple devices. The latest product status information is available on  
the internet at https://www.nexperia.com.  
Definitions  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
warranties as to the accuracy or completeness of information included herein  
and shall have no liability for the consequences of use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is  
intended for quick reference only and should not be relied upon to contain  
detailed and full information. For detailed and full information see the relevant  
full data sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
in a valid written individual agreement. In case an individual agreement is  
concluded only the terms and conditions of the respective agreement shall  
apply. Nexperia hereby expressly objects to applying the customer’s general  
terms and conditions with regard to the purchase of Nexperia products by  
customer.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and customer have explicitly  
agreed otherwise in writing. In no event however, shall an agreement be  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Disclaimers  
Limited warranty and liability — Information in this document is believed  
to be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy  
or completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no responsibility  
for the content in this document if provided by an information source outside  
of Nexperia.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific Nexperia product is automotive qualified, the  
product is not suitable for automotive use. It is neither qualified nor tested in  
accordance with automotive testing or application requirements. Nexperia  
accepts no liability for inclusion and/or use of non-automotive qualified  
products in automotive equipment or applications.  
In no event shall Nexperia be liable for any indirect, incidental, punitive,  
special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal  
or replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards,  
customer (a) shall use the product without Nexperia’s warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
Nexperia’s specifications such use shall be solely at customer’s own risk,  
and (c) customer fully indemnifies Nexperia for any liability, damages or failed  
product claims resulting from customer design and use of the product for  
automotive applications beyond Nexperia’s standard warranty and Nexperia’s  
product specifications.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards customer  
for the products described herein shall be limited in accordance with the  
Terms and conditions of commercial sale of Nexperia.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
specifications and product descriptions, at any time and without notice. This  
document supersedes and replaces all information supplied prior to the  
publication hereof.  
Trademarks  
Suitability for use — Nexperia products are not designed, authorized or  
warranted to be suitable for use in life support, life-critical or safety-critical  
systems or equipment, nor in applications where failure or malfunction  
of an Nexperia product can reasonably be expected to result in personal  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
14 / 15  
 
Nexperia  
74LVC2GU04  
Dual unbuffered inverter  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Ordering information....................................................1  
4. Marking..........................................................................2  
5. Functional diagram.......................................................2  
6. Pinning information......................................................2  
6.1. Pinning.........................................................................2  
6.2. Pin description.............................................................3  
7. Functional description................................................. 3  
8. Limiting values............................................................. 3  
9. Recommended operating conditions..........................4  
10. Static characteristics..................................................4  
11. Dynamic characteristics.............................................5  
11.1. Waveforms and test circuit........................................ 5  
12. Application information............................................. 7  
13. Package outline.......................................................... 8  
14. Abbreviations............................................................13  
15. Revision history........................................................13  
16. Legal information......................................................14  
© Nexperia B.V. 2022. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 20 January 2022  
©
74LVC2GU04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 13 — 20 January 2022  
15 / 15  

相关型号:

74LVC2GU04GW-G

Dual inverter - Description: Dual Inverter (Unbuffered) ; Logic switching levels: TTL ; Number of pins: 6 ; Output drive capability: +/- 32 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 2.3@3.3V ns; Voltage: 1.65-5.5
NXP

74LVC2GU04GW-Q100

Dual unbuffered inverter
NEXPERIA

74LVC2T45

Dual supply translating transceiver; 3-state
NXP

74LVC2T45

2-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation
SGMICRO

74LVC2T45-Q100

Dual supply translating transceiver; 3-state
NEXPERIA

74LVC2T45DC

Dual supply translating transceiver; 3-state
NXP

74LVC2T45DC

Dual supply translating transceiver; 3-stateProduction
NEXPERIA

74LVC2T45DC,125

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SSOP 8-Pin
NXP

74LVC2T45DC-Q100

Dual supply translating transceiver; 3-state
NEXPERIA

74LVC2T45GD

Dual supply translating transceiver; 3-state
NXP

74LVC2T45GD,125

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
NXP

74LVC2T45GF

Dual supply translating transceiver; 3-state
NXP