74HCT74BZ [NEXPERIA]
Dual D-type flip-flop with set and reset; positive edge-triggerProduction;型号: | 74HCT74BZ |
厂家: | Nexperia |
描述: | Dual D-type flip-flop with set and reset; positive edge-triggerProduction |
文件: | 总19页 (文件大小:294K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Rev. 8 — 9 February 2023
Product data sheet
1. General description
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual
data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs.
Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock
transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock
input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp
diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of
VCC
.
2. Features and benefits
•
•
•
•
Wide supply voltage range from 2.0 to 6.0 V
CMOS low power dissipation
High noise immunity
Input levels:
•
•
For 74HC74: CMOS level
For 74HCT74: TTL level
•
•
•
•
•
Symmetrical output impedance
High noise immunity
Balanced propagation delays
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Complies with JEDEC standards:
•
•
JESD8C (2.7 V to 3.6 V)
JESD7A (2.0 V to 6.0 V)
•
ESD protection:
•
•
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
•
•
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
74HC74D
74HCT74D
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
SO14
plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74HC74PW
74HCT74PW
TSSOP14
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
SOT762-1
74HC74BQ
74HCT74BQ
DHVQFN14 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Type number
Package
Temperature range Name
Description
Version
74HC74BZ
74HCT74BZ
-40 °C to +125 °C
DHXQFN14 plastic, leadless dual in-line compatible thermal
enhanced extreme thin quad flat package;
no leads; 14 terminals; 0.4 mm pitch;
SOT8014-1
body 2 mm × 2 mm × 0.48 mm
4. Functional diagram
1SD
4
SD
1Q
1Q
1D
2
3
Q
Q
D
5
6
1CP
CP
FF
RD
4
3
2
1
4 10
S
5
6
1RD
2SD
1
C1
1SD 2SD
1D
R
10
SD
1Q
2Q
5
9
2
12
3
1D
2D
1CP
D
Q
Q
SD
2Q
2Q
2D
9
8
12
11
D
Q
Q
CP
10
11
12
13
11 2CP
S
FF
2CP
9
8
1Q
2Q
6
8
CP
C1
FF
RD
1D
R
RD
1RD 2RD
1 13
2RD
mna420
13
mna418
mna419
Fig. 1. Logic symbol
Fig. 2. IEC logic symbol
Fig. 3. Functional diagram
Q
C
C
C
C
C
C
C
C
D
Q
RD
SD
CP
mna421
C
C
Fig. 4. Logic diagram for one flip-flop
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
2 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
5. Pinning information
5.1. Pinning
D package
SOT108-1 (SO14)
1
2
3
4
5
6
7
14
V
1RD
1D
CC
PW package
SOT402-1 (TSSOP14)
13
12
11
10
9
2RD
2D
1
2
3
4
5
6
7
14
13
12
11
10
9
1RD
1D
V
CC
1CP
1SD
1Q
2RD
2D
2CP
2SD
2Q
1CP
1SD
1Q
2CP
2SD
2Q
1Q
1Q
8
GND
8
2Q
GND
2Q
aaa-035601
aaa-035599
BZ package
SOT8014-1 (DHXQFN14)
BQ package
SOT762-1 (DHVQFN14)
pin 1
index area
terminal 1
index area
2
3
4
5
6
13
12
11
10
9
1D
2RD
2D
2
3
4
5
6
13
12
11
10
9
1D
2RD
1CP
1SD
1Q
1CP
1SD
1Q
2D
2CP
2SD
2Q
2CP
2SD
2Q
(1)
(1)
GND
GND
1Q
1Q
aaa-035602
aaa-035603
Transparent top view
Transparent top view
(1) This is not a ground pin. There is no electrical or mechanical requirement to solder
the pad. In case soldered, the solder land should remain floating or connected to GND.
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
3 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
5.2. Pin description
Table 2. Pin description
Symbol
Pin
1
Description
1RD
1D
asynchronous reset-direct input (active LOW)
data input
2
1CP
1SD
1Q
3
clock input (LOW-to-HIGH, edge-triggered)
asynchronous set-direct input (active LOW)
output
4
5
1Q
6
complement output
GND
2Q
7
ground (0 V)
8
complement output
2Q
9
output
2SD
2CP
2D
10
11
12
13
14
asynchronous set-direct input (active LOW)
clock input (LOW-to-HIGH, edge-triggered)
data input
2RD
VCC
asynchronous reset-direct input (active LOW)
supply voltage
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Input
Output
nSD
L
nRD
H
nCP
X
nD
X
nQ
H
nQ
L
H
L
X
X
L
H
L
L
X
X
H
H
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; Qn+1 = state after the next LOW-to-HIGH CP transition.
Input
Output
nSD
H
nRD
H
nCP
nD
L
nQn+1
nQ n+1
↑
↑
L
H
L
H
H
H
H
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
4 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
7. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Max
+7
Unit
V
VCC
IIK
supply voltage
-0.5
input clamping current
output clamping current
output current
VI < -0.5 V or VI > VCC + 0.5 V
VO < -0.5 V or VO > VCC + 0.5 V
VO = -0.5 V to (VCC + 0.5 V)
-
±20
±20
±25
+100
-
mA
mA
mA
mA
mA
°C
IOK
IO
-
-
ICC
IGND
Tstg
Ptot
supply current
-
ground current
-100
-65
storage temperature
total power dissipation
+150
Tamb = -40 °C to +125 °C
SOT108-1 (SO14)
[1]
[2]
[3]
-
-
-
-
500
500
500
250
mW
mW
mW
mW
SOT402-1 (TSSOP14)
SOT762-1 (DHVQFN14)
SOT8014-1 (DHXQFN14)
[1] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.
[2] For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.
[3] For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.
8. Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
Conditions
74HC74
74HCT74
Unit
Min
Typ
Max
6.0
Min
Typ
Max
5.5
VCC
VI
supply voltage
2.0
5.0
4.5
5.0
V
V
V
input voltage
0
0
-
VCC
VCC
+125
625
139
83
0
0
-
VCC
VCC
VO
output voltage
-
+25
-
-
+25
-
Tamb
Δt/ΔV
ambient temperature
input transition rise and fall rate
-40
-
-40
-
+125 °C
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
ns/V
-
1.67
-
-
1.67
-
139 ns/V
-
-
-
ns/V
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
5 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
9. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
-40 °C to +85 °C
Typ [1]
-40 °C to +125 °C Unit
Min
Max
Min
Max
74HC74
VIH
HIGH-level
input voltage
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
VI = VIH or VIL
1.5
1.2
2.4
3.2
0.8
2.1
2.8
-
-
1.5
-
-
V
V
V
V
V
V
3.15
3.15
4.2
-
4.2
-
VIL
LOW-level
input voltage
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
VOH
HIGH-level
output voltage
IO = -4.0 mA; VCC = 4.5 V
IO = -5.2 mA; VCC = 6.0 V
VI = VIH or VIL
3.84
5.34
4.32
5.81
-
-
3.7
5.2
-
-
V
V
VOL
LOW-level
output voltage
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
-
-
-
0.15
0.16
-
0.33
0.33
±1.0
-
-
-
0.4
0.4
V
V
II
input leakage VI = VCC or GND; VCC = 6.0 V
current
±1.0
μA
ICC
CI
supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
-
40
-
-
-
80
-
μA
pF
input
3.5
capacitance
74HCT74
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
1.6
1.2
-
2.0
-
-
V
V
VIL
LOW-level
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = -4 mA
3.84
4.32
-
3.7
-
V
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 4.0 mA
-
-
0.15
-
0.33
±1.0
-
-
0.4
V
II
input leakage VI = VCC or GND; VCC = 5.5 V
current
±1.0
μA
ICC
ΔICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
40
-
80
μA
additional
VI = VCC - 2.1 V;
supply current other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V; IO = 0 A
per input pin; nD, nRD inputs
per input pin; nSD, nCP input
-
-
-
70
80
315
360
-
-
-
-
343
392
-
μA
μA
pF
CI
input
3.5
capacitance
[1] All typical values are measured at Tamb = 25 °C.
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
6 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
10. Dynamic characteristics
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Fig. 7.
Symbol Parameter
Conditions
-40 °C to +85 °C
Typ [1]
-40 °C to +125 °C Unit
Min
Max
Min
Max
74HC74
tpd
propagation
delay
nCP to nQ, nQ; see Fig. 5
VCC = 2.0 V
[2]
[2]
[2]
[3]
-
-
-
-
47
17
14
14
220
44
-
-
-
-
-
265
53
-
ns
ns
ns
ns
VCC = 4.5 V
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
37
45
nSD to nQ, nQ; see Fig. 6
VCC = 2.0 V
-
-
-
-
50
18
15
14
250
50
-
-
-
-
-
300
60
-
ns
ns
ns
ns
VCC = 4.5 V
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
43
51
nRD to nQ, nQ; see Fig. 6
VCC = 2.0 V
-
-
-
-
52
19
16
15
250
50
-
-
-
-
-
300
60
-
ns
ns
ns
ns
VCC = 4.5 V
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
43
51
tt
transition time
pulse width
nQ, nQ; see Fig. 5
VCC = 2.0 V
-
-
-
19
7
95
19
16
-
-
-
110
22
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
6
19
tW
nCP HIGH or LOW; see Fig. 5
VCC = 2.0 V
100
20
19
7
-
-
-
120
24
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
17
6
20
nSD, nRD LOW; see Fig. 6
VCC = 2.0 V
100
20
19
7
-
-
-
120
24
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
17
6
20
trec
recovery time
nSD, nRD; see Fig. 6
VCC = 2.0 V
40
8
3
1
1
-
-
-
45
9
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
7
8
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
7 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Symbol Parameter
Conditions
-40 °C to +85 °C
Typ [1]
-40 °C to +125 °C Unit
Min
Max
Min
Max
tsu
set-up time
nD to nCP; see Fig. 5
VCC = 2.0 V
75
15
13
6
2
2
-
-
-
90
18
15
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
th
hold time
nD to nCP; see Fig. 5
VCC = 2.0 V
3
3
3
-6
-2
-2
-
-
-
3
3
3
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
fmax
maximum
frequency
nCP; see Fig. 5
VCC = 2.0 V
4.8
24
-
23
69
76
82
24
-
-
-
-
-
4.0
20
-
-
-
-
-
-
MHz
MHz
MHz
MHz
pF
VCC = 4.5 V
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
28
-
24
-
CPD
power
CL = 50 pF; f = 1 MHz;
VI = GND to VCC
[4]
dissipation
capacitance
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
8 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Symbol Parameter
74HCT74
Conditions
-40 °C to +85 °C
Typ [1]
-40 °C to +125 °C Unit
Min
Max
Min
Max
tpd
propagation
delay
nCP to nQ, nQ; see Fig. 5
VCC = 4.5 V
[2]
[2]
[2]
[3]
-
-
18
15
44
-
-
-
53
-
ns
ns
VCC = 5 V; CL = 15 pF
nSD to nQ, nQ; see Fig. 6
VCC = 4.5 V
-
-
23
18
50
-
-
-
60
-
ns
ns
VCC = 5 V; CL = 15 pF
nRD to nQ, nQ; see Fig. 6
VCC = 4.5 V
-
-
24
18
50
-
-
-
60
-
ns
ns
VCC = 5 V; CL = 15 pF
nQ, nQ; see Fig. 5
VCC = 4.5 V
tt
transition time
pulse width
-
7
9
19
-
-
22
-
ns
ns
ns
ns
ns
ns
tW
nCP HIGH or LOW; see Fig. 5
VCC = 4.5 V
23
20
8
27
24
9
nSD, nRD LOW; see Fig. 6
VCC = 4.5 V
9
-
-
trec
recovery time
set-up time
hold time
nSD, nRD; see Fig. 6
VCC = 4.5 V
1
-
-
tsu
nD to nCP; see Fig. 5
VCC = 4.5 V
15
3
5
-
18
3
-
th
nD to nCP; see Fig. 5
VCC = 4.5 V
-3
-
-
fmax
maximum
frequency
nCP; see Fig. 5
VCC = 4.5 V
22
-
54
59
29
-
-
-
18
-
-
-
-
MHz
MHz
pF
VCC = 5 V; CL = 15 pF
CPD
power
CL = 50 pF; f = 1 MHz;
VI = GND to VCC - 1.5 V
[4]
-
-
dissipation
capacitance
[1] All typical values are measured at Tamb = 25 °C.
[2] tpd is the same as tPLH and tPHL
[3] tt is the same as tTHL and tTLH
.
.
[4] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD × VCC 2 × fi × N + Σ(CL × VCC 2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC 2 × fo) = sum of outputs.
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
9 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
10.1. Waveforms and test circuit
V
I
nD input
V
M
GND
t
t
h
h
t
su
t
su
1/f
max
V
I
nCP input
V
M
GND
t
W
t
t
PLH
PHL
V
V
OH
V
nQ output
nQ output
M
V
OL
t
t
PHL
PLH
OH
90 %
90 %
V
M
10 %
10 %
V
OL
t
t
TLH
THL
aaa-004005
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 5. Propagation delay input (CP) to output (Qn), output transition time, clock input (CP) pulse width and the
maximum frequency (CP)
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
10 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
V
I
V
M
nCP input
GND
t
rec
V
I
V
M
nSD input
nRD input
GND
t
t
W
W
V
I
V
M
GND
t
t
PHL
PLH
V
OH
nQ output
nQ output
V
V
M
V
OL
V
OH
M
V
OL
t
t
PLH
mna423
PHL
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 6. The set (nSD) and reset (nRD) input to output (nQ,nQ) propagation delays, set and reset pulse widths and
the nSD, nRD to nCP recovery time
Table 9. Measurement points
Type
Input
VM
Output
VM
74HC74
0.5VCC
1.3 V
0.5VCC
1.3 V
74HCT74
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
11 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
t
W
V
I
90 %
negative
pulse
V
V
V
V
M
M
10 %
GND
t
t
r
f
t
t
f
r
V
I
90 %
positive
pulse
M
M
10 %
GND
t
W
V
CC
V
I
V
O
G
DUT
R
T
C
L
001aah768
Test data is given in Table 10.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig. 7. Test circuit for measuring switching times
Table 10. Test data
Type
Input
VI
Load
Test
tr, tf
6 ns
6 ns
CL
RL
74HC74
VCC
3 V
15 pF, 50 pF
15 pF, 50 pF
1 kΩ
1 kΩ
tPLH, tPHL
tPLH, tPHL
74HCT74
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
12 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
11. Package outline
SO14: plastic small outline package; 14 leads; body width 3.9 mm
SOT108-1
D
E
A
X
v
c
y
H
M
A
E
Z
8
14
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
7
e
detail X
w
M
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.75
1.27
0.05
1.05
0.25
0.25
0.1
0.25
0.01
8o
0o
0.010 0.057
0.004 0.049
0.019 0.0100 0.35
0.014 0.0075 0.34
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.024
0.028
0.012
inches
0.041
0.01 0.01 0.004
0.069
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT108-1
076E06
MS-012
Fig. 8. Package outline SOT108-1 (SO14)
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
13 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
D
E
A
X
c
y
H
v
M
A
E
Z
8
14
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
7
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.72
0.38
mm
1.1
0.65
1
0.2
0.13
0.1
0.25
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT402-1
MO-153
Fig. 9. Package outline SOT402-1 (TSSOP14)
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
14 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm
SOT762-1
B
A
E
D
A
A
1
c
detail X
terminal 1
index area
C
terminal 1
index area
e
1
v
w
C
C
A B
y
y
C
1
e
b
2
6
L
1
7
8
E
h
e
14
k
13
9
D
h
X
k
0
2
4 mm
w
scale
Dimensions (mm are the original dimensions)
(1) (1)
(1)
Unit
A
A
b
c
D
D
h
E
E
e
e
k
L
v
y
y
1
1
h
1
max
nom
min
1
0.05 0.30
0.02 0.25 0.2 3.0 1.50 2.5 1.00 0.5
0.00 0.18 2.9 1.35 2.4 0.85
3.1 1.65 2.6 1.15
0.5
0.4 0.1 0.05 0.05 0.1
0.2 0.3
mm
2
Note
sot762-1_po
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
15-04-10
15-05-05
SOT762-1
MO-241
Fig. 10. Package outline SOT762-1 (DHVQFN14)
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
15 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
DHXQFN14: plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package;
no leads; 14 terminals; 0.4 mm pitch; body 2 mm x 2 mm x 0.48 mm
SOT8014-1
z
C
2x
D
A
B
A
E
pin 1
index area
A
3
seating
plane
A
1
detail X
C
z
C
2x
pin 1
index area
M
y
y
C
B
C A
w
D
1
C
1
2
6
1
7
e
E
1
(10x)
pin1
I.D.
8
14
L
(14x)
13
9
M
u
v
C A B
b
M
C
(14x)
X
0
1
2 mm
scale
Dimensions (mm are the original dimensions)
Unit
A
A
A
b
D
D
1
E
E
e
k
L
u
v
w
y
y
1
z
1
3
1
max 0.48 0.05
nom 0.45 0.02
min 0.42 0.00
0.23
0.18
0.13
1.00
2.0 0.95
0.90
1.00
0.95
0.90
0.35
0.30
0.25
0.15
(typ)
2.0
mm
0.4
0.1 0.05
0.1 0.05 0.05 0.05
0.2
sot8014-1_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
20-09-18
20-09-22
SOT8014-1
Fig. 11. Package outline SOT8014-1 (DHXQFN14)
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
16 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
12. Abbreviations
Table 11. Abbreviations
Acronym
Description
CMOS
ESD
HBM
MM
Complementary Metal Oxide Semiconductor
ElectroStatic Discharge
Human Body Model
Machine Model
TTL
Transistor-Transistor Logic
13. Revision history
Table 12. Revision history
Document ID
Release date Data sheet status
20230209 Product data sheet
Added type numbers 74HC74BZ and 74HCT74BZ (SOT8014-1/DHXQFN14).
20210913 Product data sheet 74HC_HCT74 v.6
Change notice Supersedes
74HC_HCT74 v.8
Modifications:
- 74HC_HCT74 v.7
•
74HC_HCT74 v.7
Modifications:
-
•
•
Type numbers 74HC74DB and 74HCTDB (SOT337-1/SSOP14) removed.
Section 2updated.
74HC_HCT74 v.6
Modifications:
20200421
Product data sheet
-
74HC_HCT74 v.5
•
The format of this data sheet has been redesigned to comply with the identity
guidelines of Nexperia.
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Section 5.1: Pin configuration for SOT762-1 (DHVQFN14) corrected (errata).
Table 5: Derating values for Ptot total power dissipation updated.
74HC_HCT74 v.5
Modifications:
20151203
Type numbers 74HC74N and 74HCT74N (SOT27-1) removed.
20120827 Product data sheet 74HC_HCT74 v.3
Product data sheet
-
74HC_HCT74 v.4
•
74HC_HCT74 v.4
Modifications:
-
•
•
The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
74HC_HCT74 v.3
20030710
19980223
Product data sheet
Product specification
-
-
74HC_HCT74_CNV v.2
-
74HC_HCT74_CNV v.2
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
17 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
14. Legal information
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Data sheet status
Document status Product
Definition
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
[1][2]
status [3]
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Trademarks
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
18 / 19
Nexperia
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Functional diagram.......................................................2
5. Pinning information......................................................3
5.1. Pinning.........................................................................3
5.2. Pin description.............................................................4
6. Functional description................................................. 4
7. Limiting values............................................................. 5
8. Recommended operating conditions..........................5
9. Static characteristics....................................................6
10. Dynamic characteristics............................................ 7
10.1. Waveforms and test circuit...................................... 10
11. Package outline........................................................ 13
12. Abbreviations............................................................17
13. Revision history........................................................17
14. Legal information......................................................18
© Nexperia B.V. 2023. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 9 February 2023
©
74HC_HCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 8 — 9 February 2023
19 / 19
相关型号:
74HCT74D,652
74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger SOIC 14-Pin
NXP
74HCT74D,653
74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger SOIC 14-Pin
NXP
74HCT74D-Q100
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
NXP
74HCT74D/T3
IC HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT-108-1, SOP-14, FF/Latch
NXP
74HCT74DB,112
74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger SSOP1 14-Pin
NXP
74HCT74DB-T
IC HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 5.30 MM, PLASTIC, SOT-337-1, SSOP-14, FF/Latch
NXP
©2020 ICPDF网 联系我们和版权申明