74HC574-Q100 [NEXPERIA]
Octal D-type flip-flop; positive edge-trigger; 3-state;
| 型号： | 74HC574-Q100 |
| 厂家： | 
Nexperia |
| 描述： | Octal D-type flip-flop; positive edge-trigger; 3-state |
| 文件： | 总17页 (文件大小：785K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74HC574-Q100; 74HCT574-Q100
Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 2 — 26 January 2015
Product data sheet
1. General description
The 74HC574-Q100; 74HCT574-Q100 is a high-speed Si-gate CMOS device and is pin
compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC
standard no. 7A.
The 74HC574-Q100; 74HCT574-Q100 are octal D-type flip-flops featuring separate
D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock
(CP) and an output enable (OE) input are common to all flip-flops. The 8 flip-flops store
the state of their individual D-inputs that meet the set-up and hold times requirements on
the LOW-to-HIGH CP transition. When OE is LOW the contents of the 8 flip-flops are
available at the outputs. When OE is HIGH, the outputs go to the high-impedance
OFF-state. Operation of the OE input does not affect the state of the flip-flops.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
3-state non-inverting outputs for bus-oriented applications
8-bit positive, edge-triggered register
Common 3-state output enable input
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range Name
40 C to +125 C SO20
Description
Version
74HC574D-Q100
74HCT574D-Q100
plastic small outline package; 20 leads;
body width 7.5 mm
SOT163-1
74HC574PW-Q100 40 C to +125 C
TSSOP20 plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
SOT360-1
74HCT574PW-Q100
4. Functional diagram
'ꢅ
'ꢃ
'ꢆ
'ꢀ
'ꢇ
'ꢈ
'ꢉ
'ꢊ
4ꢅ
ꢆ
ꢀ
ꢇ
ꢈ
ꢉ
ꢊ
ꢄ
ꢋ
ꢃꢋ
4ꢃ ꢃꢄ
ꢃꢊ
ꢃꢉ
ꢃꢈ
ꢃꢇ
ꢃꢀ
4ꢆ
4ꢀ
4ꢇ
4ꢈ
4ꢉ
))ꢃꢂ
WRꢂ
))ꢄ
ꢀꢁ67$7(ꢂ
2873876
4ꢊ ꢃꢆ
&3
2(
ꢃꢃ
ꢃ
PQDꢀꢁꢁ
Fig 1. Functional diagram
'ꢅ
'ꢃ
'ꢆ
'ꢀ
'ꢇ
'ꢈ
'ꢉ
'ꢊ
'
4
'
4
'
4
'
4
'
4
'
4
'
4
'
4
&3
&3
&3
&3
&3
&3
&3
&3
))ꢃ
))ꢆ
))ꢀ
))ꢇ
))ꢈ
))ꢉ
))ꢊ
))ꢄ
&3
2(
4ꢅ
4ꢃ
4ꢆ
4ꢀ
4ꢇ
4ꢈ
4ꢉ
4ꢊ
ꢁꢁꢂDDKꢁꢃꢃ
Fig 2. Logic diagram
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
2 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
ꢃꢃ
&ꢃ
ꢃ
(1
ꢃꢃ
&3
ꢆ
ꢃꢋ
ꢃ'
ꢆ
ꢀ
ꢇ
ꢈ
ꢉ
ꢊ
ꢄ
ꢋ
ꢃꢋ
ꢃꢄ
ꢃꢊ
ꢃꢉ
ꢃꢈ
ꢃꢇ
ꢃꢀ
ꢃꢆ
'ꢅ
'ꢃ
'ꢆ
'ꢀ
'ꢇ
'ꢈ
'ꢉ
'ꢊ
4ꢅ
4ꢃ
4ꢆ
4ꢀ
4ꢇ
4ꢈ
4ꢉ
4ꢊ
ꢀ
ꢇ
ꢈ
ꢉ
ꢊ
ꢃꢄ
ꢃꢊ
ꢃꢉ
ꢃꢈ
ꢃꢇ
ꢄ
ꢋ
ꢃꢀ
ꢃꢆ
2(
ꢃ
PQDꢃꢄꢀ
PQDꢅꢅꢆ
Fig 3. Logic symbol
Fig 4. IEC logic symbol
5. Pinning information
5.1 Pinning
ꢀꢁ+&ꢂꢀꢁꢃ4ꢄꢅꢅ
ꢀꢁ+&7ꢂꢀꢁꢃ4ꢄꢅꢅ
ꢃ
ꢆ
ꢆꢅ
ꢃꢋ
ꢃꢄ
ꢃꢊ
ꢃꢉ
ꢃꢈ
ꢃꢇ
ꢃꢀ
ꢃꢆ
ꢃꢃ
2(
'ꢅ
9
&&
4ꢅ
4ꢃ
4ꢆ
4ꢀ
4ꢇ
4ꢈ
4ꢉ
4ꢊ
&3
ꢀꢁ+&ꢂꢀꢁꢃ4ꢄꢅꢅ
ꢀꢁ+&7ꢂꢀꢁꢃ4ꢄꢅꢅ
ꢀ
'ꢃ
ꢃ
ꢆ
ꢆꢅ
ꢃꢋ
ꢃꢄ
ꢃꢊ
ꢃꢉ
ꢃꢈ
ꢃꢇ
ꢃꢀ
ꢃꢆ
ꢃꢃ
2(
'ꢅ
9
&&
ꢇ
'ꢆ
4ꢅ
4ꢃ
4ꢆ
4ꢀ
4ꢇ
4ꢈ
4ꢉ
4ꢊ
&3
ꢈ
'ꢀ
ꢀ
'ꢃ
ꢇ
'ꢆ
ꢉ
'ꢇ
ꢈ
'ꢀ
ꢊ
'ꢈ
ꢉ
'ꢇ
ꢄ
'ꢉ
ꢊ
'ꢈ
ꢄ
'ꢉ
ꢋ
'ꢊ
ꢋ
'ꢊ
ꢃꢅ
*1'
ꢃꢅ
*1'
DDDꢇꢁꢁꢈꢄꢂꢄ
DDDꢇꢁꢁꢈꢄꢉꢁ
Fig 5. Pin configuration SO20
Fig 6. Pin configuration TSSOP20
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
3 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
5.2 Pin description
Table 2.
Symbol
OE
Pin description
Pin
Description
1
3-state output enable input (active LOW)
data input
D[0:7]
GND
CP
2, 3, 4, 5, 6, 7, 8, 9
10
11
ground (0 V)
clock input (LOW-to-HIGH, edge triggered)
Q[0:7]
VCC
19, 18, 17, 16, 15, 14, 13, 12 3-state flip-flop output
20
supply voltage
6. Functional description
Table 3.
Function table[1]
Operating mode
Input
OE
L
Internal
flip-flop
Output
CP
Dn
Qn
L
Load and read register
Load register and disable output
l
L
L
h
l
H
L
H
Z
H
H
h
H
Z
[1] H = HIGH voltage level;
h = HIGH voltage level one setup time prior to the HIGH-to-LOW CP transition;
L = LOW voltage level;
l = LOW voltage level one setup time prior to the HIGH-to-LOW CP transition;
Z = high-impedance OFF-state;
= LOW-to-HIGH clock transition.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
IIK
Parameter
Conditions
Min
Max
+7
Unit
V
supply voltage
0.5
input clamping current
output clamping current
output current
VI < 0.5 V or VI > VCC + 0.5 V
VO < 0.5 V or VO > VCC + 0.5 V
VO = 0.5 V to (VCC + 0.5 V)
-
20
20
35
+70
70
+150
500
mA
mA
mA
mA
mA
C
IOK
-
IO
-
ICC
supply current
-
IGND
Tstg
Ptot
ground current
-
storage temperature
total power dissipation
65
[1]
-
mW
[1] For SO20 packages: Ptot derates linearly with 8 mW/K above 70 C.
For TSSOP20 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
4 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
8. Recommended operating conditions
Table 5.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions
74HC574-Q100
74HCT574-Q100
Unit
Min
Typ
Max
Min
Typ
Max
VCC
VI
supply voltage
2.0
5.0
6.0
VCC
VCC
+125
625
139
83
4.5
5.0
5.5
VCC
VCC
V
V
V
input voltage
0
-
0
-
VO
output voltage
0
-
+25
-
0
-
+25
-
Tamb
t/V
ambient temperature
input transition rise and fall rate VCC = 2.0 V
VCC = 4.5 V
40
40
+125 C
-
-
-
-
-
-
-
ns/V
1.67
-
1.67
-
139 ns/V
VCC = 6.0 V
-
ns/V
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
74HC574-Q100
VIH
HIGH-level
input voltage
VCC = 2.0 V
1.5
1.2
2.4
3.2
0.8
-
-
1.5
-
-
1.5
-
-
V
V
V
V
V
V
VCC = 4.5 V
3.15
3.15
3.15
VCC = 6.0 V
4.2
-
4.2
-
4.2
-
VIL
LOW-level
input voltage
VCC = 2.0 V
-
-
-
0.5
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
VCC = 4.5 V
2.1 1.35
VCC = 6.0 V
2.8
1.8
VOH
HIGH-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
-
-
1.9
4.4
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
5.9
IO = 6.0 mA; VCC = 4.5 V 3.98 4.32
IO = 7.8 mA; VCC = 6.0 V 5.48 5.81
VI = VIH or VIL
3.84
5.34
VOL
LOW-level
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 6.0 mA; VCC = 4.5 V
IO = 7.8 mA; VCC = 6.0 V
-
-
-
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
-
-
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
1.0
V
V
0.1
V
0.15 0.26
0.16 0.26
0.33
0.33
1.0
V
V
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
-
0.1
A
IOZ
OFF-state
VI = VIH or VIL;
-
-
0.5
-
5.0
-
10.0 A
output current VO = VCC or GND;
VCC = 6.0 V
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
5 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
Table 6.
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
ICC
CI
supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
8.0
-
80
-
160
A
input
-
3.5
-
pF
capacitance
74HCT574-Q100
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
1.6
1.2
-
2.0
-
-
2.0
-
-
V
V
VIL
LOW-level
0.8
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A
4.4
4.5
-
-
4.4
-
-
4.4
3.7
-
-
V
V
IO = 6 mA
3.98 4.32
3.84
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A
-
-
-
0
0.1
-
-
-
0.1
-
-
-
0.1
0.4
V
IO = 6.0 mA
0.16 0.26
0.33
1.0
V
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
-
0.1
1.0
A
IOZ
OFF-state
VI = VIH or VIL; VCC = 5.5 V;
-
-
0.5
-
5.0
-
10
A
A
output current VO = VCC or GND per input
pin; other inputs at VCC or
GND; IO = 0 A
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
8.0
-
80
-
160
ICC
additional
VI = VCC 2.1 V;
supply current other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V;
IO = 0 A
per input pin; Dn inputs
per input pin; OE input
per input pin; CP input
-
-
-
-
50
180
450
540
-
-
-
-
-
225
563
675
-
-
-
-
-
245
613
735
-
A
A
A
pF
125
150
3.5
CI
input
capacitance
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
6 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
10. Dynamic characteristics
Table 7.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 10.
Symbol Parameter Conditions
74HC574-Q100
25 C
40 C to +85 C 40 C to +125 C Unit
Min
Typ Max Min
Max
Min
Max
[1]
tpd
propagation CP to Qn; see Figure 7
delay
VCC = 2.0 V
-
-
-
-
47
17
14
14
150
30
-
-
-
-
-
190
35
-
-
-
-
-
225
45
-
ns
ns
ns
ns
VCC = 4.5 V
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
26
33
38
[2]
[3]
[4]
ten
tdis
tt
enable time OE to Qn; see Figure 9
VCC = 2.0 V
-
-
-
44
16
13
140
28
-
-
-
175
35
-
-
-
210
42
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
24
30
36
disable time OE to Qn; see Figure 9
VCC = 2.0 V
-
-
-
39
14
11
125
25
-
-
-
155
31
-
-
-
190
38
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
21
26
32
transition
time
Qn; see Figure 7
VCC = 2.0 V
-
-
-
14
5
60
12
10
-
-
-
75
15
13
-
-
-
90
18
15
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
4
tW
pulse width CP HIGH or LOW;
see Figure 8
VCC = 2.0 V
VCC = 4.5 V
80
16
14
14
5
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
VCC = 6.0 V
4
17
20
tsu
set-up time Dn to CP; see Figure 8
VCC = 2.0 V
60
12
10
6
2
2
-
-
-
75
15
13
-
-
-
90
18
15
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
th
hold time
Dn to CP; see Figure 8
VCC = 2.0 V
5
5
5
0
0
0
-
-
-
5
5
5
-
-
-
5
5
5
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
fmax
maximum
frequency
CP; see Figure 7
VCC = 2.0 V
6.0
30
-
37
-
-
-
-
4.8
24
-
-
-
-
-
4.0
20
-
-
-
-
-
MHz
MHz
MHz
MHz
VCC = 4.5 V
112
123
133
VCC = 5 V; CL = 15 pF
VCC = 6.0 V
35
28
24
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
7 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
Table 7.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 10.
Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit
Typ Max Min
Min
Max
Min
Max
[5]
[1]
CPD
power
dissipation
capacitance
CL = 50 pF; f = 1 MHz;
VI = GND to VCC
-
22
-
-
-
-
-
pF
74HCT574-Q100
tpd
propagation CP to Qn; see Figure 7
delay
VCC = 4.5 V
-
-
18
15
33
-
-
-
41
-
-
-
50
-
ns
ns
VCC = 5 V; CL = 15 pF
enable time OE to Qn; see Figure 9
VCC = 4.5 V
[2]
[3]
[4]
ten
tdis
tt
-
-
-
19
16
5
33
28
12
-
-
-
41
35
15
-
-
-
50
42
18
ns
ns
ns
disable time OE to Qn; see Figure 9
VCC = 4.5 V
transition
time
Qn; see Figure 7
VCC = 4.5 V
tW
pulse width CP HIGH or LOW;
see Figure 8
VCC = 4.5 V
set-up time Dn to CP; see Figure 8
VCC = 4.5 V
16
12
5
7
3
-
-
-
20
15
5
-
-
-
24
18
5
-
-
-
ns
ns
ns
tsu
th
hold time
Dn to CP; see Figure 8
VCC = 4.5 V
1
fmax
maximum
frequency
CP; see Figure 7
VCC = 4.5 V
30
-
69
76
25
-
-
-
24
-
-
-
-
20
-
-
-
-
MHz
MHz
pF
VCC = 5 V; CL = 15 pF
[5]
CPD
power
CL = 50 pF; f = 1 MHz;
-
-
-
dissipation
capacitance
VI = GND to VCC 1.5 V
[1] tpd is the same as tPLH and tPHL
[2] ten is the same as tPZH and tPZL
[3] tdis is the same as tPLZ and tPHZ
[4] tt is the same as tTHL and tTLH
.
.
.
.
[5] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL VCC2 fo) = sum of outputs.
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
8 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
11. Waveforms
ꢃꢌI
PD[
9
,
&3ꢂLQSXW
*1'
9
0
W
W
:
W
3+/
3/+
9
2+
ꢋꢅꢂꢍ
9
4QꢂRXWSXW
0
ꢃꢅꢂꢍ
9
2/
W
W
7+/
7/+
ꢁꢁꢂDDQꢉꢄꢉ
Measurement points are given in Table 8.
OL and VOH are typical voltage output levels that occur with the output load.
V
Fig 7. Propagation delay input (CP) to output (Qn), output transition time, clock input (CP) pulse width and the
maximum frequency (CP)
9
,
9
&3ꢂLQSXW
0
*1'
W
W
VX
VX
W
W
K
K
9
,
9
'QꢂLQSXW
0
*1'
9
2+
9
4QꢂRXWSXW
0
9
2/
PQDꢀꢁꢈ
Measurement points are given in Table 8.
OL and VOH are typical voltage output levels that occur with the output load.
V
Fig 8. The data input (D) to clock input (CP) set-up times and clock input (CP) to data input (D) hold times
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
9 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
9
,
2(ꢂLQSXW
9
0
*1'
W
W
3/=
3=/
9
&&
4QꢂRXWSXWꢂ
9
/2:ꢁWRꢁ2))ꢂ
0
2))ꢁWRꢁ/2:
9
;
9
2/
W
W
3=+
3+=
9
2+
9
<
4QꢂRXWSXWꢂ
+,*+ꢁWRꢁ2))ꢂ
2))ꢁWRꢁ+,*+
9
0
*1'
RXWSXWVꢂ
HQDEOHG
RXWSXWVꢂ
GLVDEOHG
RXWSXWVꢂ
HQDEOHG
ꢁꢁꢂDDKꢁꢃꢀ
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 9. Enable and disable times
Table 8.
Type
Measurement points
Input
VM
Output
VM
VX
VY
74HC574-Q100
74HCT574-Q100
0.5VCC
1.3 V
0.5VCC
1.3 V
0.1VCC
0.1VCC
0.9VCC
0.9VCC
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
10 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
W
:
9
,
ꢋꢅꢂꢍ
QHJDWLYHꢂ
SXOVH
9
9
9
0
0
0
ꢃꢅꢂꢍ
ꢅꢂ9
W
W
U
I
W
W
U
I
9
,
ꢋꢅꢂꢍ
SRVLWLYHꢂ
SXOVH
9
0
ꢃꢅꢂꢍ
ꢅꢂ9
W
:
9
9
&&
&&
9
,
9
2
ꢂ
5
/
6ꢃ
*
RSHQ
'87
5
7
&
/
ꢁꢁꢂDDGꢄꢀꢈ
Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig 10. Test circuit for measuring switching times
Table 9.
Type
Test data
Input
Load
S1 position
tPHL, tPLH
open
VI
tr, tf
6 ns
6 ns
CL
RL
tPZH, tPHZ
GND
tPZL, tPLZ
VCC
74HC574-Q100
VCC
15 pF, 50 pF
15 pF, 50 pF
1 k
1 k
74HCT574-Q100 3 V
open
GND
VCC
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
11 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
12. Package outline
62ꢈꢅꢌꢆSODVWLFꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢈꢅꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢀꢇꢂꢆPPꢆ
627ꢄꢎꢉꢃꢄꢆ
'ꢂ
(ꢂ
$ꢂ
;ꢂ
Fꢂ
\ꢂ
+ꢂ
(ꢂ
Yꢂ 0ꢂ
$ꢂ
=ꢂ
ꢆꢅꢂ
ꢃꢃꢂ
4ꢂ
$ꢂ
ꢆꢂ
$ꢂ
ꢏ$ꢂꢂꢐꢂ
ꢀꢂ
$ꢂ
ꢃꢂ
SLQꢂꢃꢂLQGH[ꢂ
șꢂ
/ꢂ
Sꢂ
/ꢂ
ꢃꢂ
ꢃꢅꢂ
Zꢂ 0ꢂ
GHWDLOꢂ;ꢂ
Hꢂ
Eꢂ
Sꢂ
ꢅꢂ
ꢈꢂ
ꢃꢅꢂPPꢂ
VFDOHꢂ
',0(16,216ꢆꢊLQFKꢆGLPHQVLRQVꢆDUHꢆGHULYHGꢆIURPꢆWKHꢆRULJLQDOꢆPPꢆGLPHQVLRQVꢋꢆ
$ꢆ
ꢊꢄꢋꢆ
ꢊꢄꢋꢆ
ꢊꢄꢋꢆ
81,7ꢆ
$ꢆ
$ꢆ
$ꢆ
Eꢆ
Sꢆ
Fꢆ
'ꢆ
(ꢆ
Hꢆ
+ꢆ
/ꢆ
/ꢆ
4ꢆ
Yꢆ
Zꢆ
\ꢆ
ꢅꢎꢃꢂ
șꢂ
ꢄꢆ
ꢈꢆ
ꢉꢆ
(ꢆ
Sꢆ
=ꢆ
PD[ꢇꢆ
ꢅꢎꢀꢂ
ꢅꢎꢃꢂ
ꢆꢎꢇꢈꢂ
ꢆꢎꢆꢈꢂ
ꢅꢎꢇꢋꢂ ꢅꢎꢀꢆꢂ ꢃꢀꢎꢅꢂ
ꢅꢎꢀꢉꢂ ꢅꢎꢆꢀꢂ ꢃꢆꢎꢉꢂ
ꢊꢎꢉꢂ
ꢊꢎꢇꢂ
ꢃꢅꢎꢉꢈꢂ
ꢃꢅꢎꢅꢅꢂ
ꢃꢎꢃꢂ
ꢅꢎꢇꢂ
ꢃꢎꢃꢂ
ꢃꢎꢅꢂ
ꢅꢎꢋꢂ
ꢅꢎꢇꢂ
PPꢂ
ꢆꢎꢉꢈꢂ
ꢅꢎꢆꢈꢂ
ꢅꢎꢅꢃꢂ
ꢃꢎꢆꢊꢂ
ꢅꢎꢅꢈꢂ
ꢃꢎꢇꢂ
ꢅꢎꢆꢈꢂ ꢅꢎꢆꢈꢂ
Rꢂ
ꢄꢂ
Rꢂ
ꢅꢂ
ꢅꢎꢅꢃꢆꢂ ꢅꢎꢅꢋꢉꢂ
ꢅꢎꢅꢅꢇꢂ ꢅꢎꢅꢄꢋꢂ
ꢅꢎꢅꢃꢋꢂ ꢅꢎꢅꢃꢀꢂ ꢅꢎꢈꢃꢂ ꢅꢎꢀꢅꢂ
ꢅꢎꢅꢃꢇꢂ ꢅꢎꢅꢅꢋꢂ ꢅꢎꢇꢋꢂ ꢅꢎꢆꢋꢂ
ꢅꢎꢇꢃꢋꢂ
ꢅꢎꢀꢋꢇꢂ
ꢅꢎꢅꢇꢀꢂ ꢅꢎꢅꢇꢀꢂ
ꢅꢎꢅꢃꢉꢂ ꢅꢎꢅꢀꢋꢂ
ꢅꢎꢅꢀꢈꢂ
ꢅꢎꢅꢃꢉꢂ
LQFKHVꢂ ꢅꢎꢃꢂ
ꢅꢎꢅꢈꢈꢂ
ꢅꢎꢅꢃꢂ ꢅꢎꢅꢃꢂ ꢅꢎꢅꢅꢇꢂ
1RWHꢆ
ꢃꢎꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢅꢎꢃꢈꢂPPꢂꢏꢅꢎꢅꢅꢉꢂLQFKꢐꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢎꢂꢂꢂ
ꢆ5()(5(1&(6ꢆ
ꢆ-('(&ꢆ ꢆ-(,7$ꢆ
ꢂ06ꢁꢅꢃꢀꢂ
287/,1(ꢆ
9(56,21ꢆ
(8523($1ꢆ
352-(&7,21ꢆ
,668(ꢆ'$7(ꢆ
ꢆ,(&ꢆ
ꢋꢋꢁꢃꢆꢁꢆꢊꢂ
ꢅꢀꢁꢅꢆꢁꢃꢋꢂ
ꢂ627ꢃꢉꢀꢁꢃꢂ
ꢂꢅꢊꢈ(ꢅꢇꢂ
Fig 11. Package outline SOT163-1 (SO20)
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
12 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
76623ꢈꢅꢌꢆSODVWLFꢆWKLQꢆVKULQNꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢈꢅꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢁꢇꢁꢆPPꢆ
627ꢉꢎꢅꢃꢄꢆ
'ꢂ
(ꢂ
$ꢂ
;ꢂ
Fꢂ
+ꢂ
(ꢂ
Yꢂ 0ꢂ
$ꢂ
\ꢂ
=ꢂ
ꢆꢅꢂ
ꢃꢃꢂ
4ꢂ
$ꢂ
ꢆꢂ
ꢏ$ꢂꢂꢐꢂ
ꢀꢂ
$ꢂ
$ꢂ
ꢃꢂ
SLQꢂꢃꢂLQGH[ꢂ
șꢂ
/ꢂ
Sꢂ
/ꢂ
ꢃꢂ
ꢃꢅꢂ
GHWDLOꢂ;ꢂ
Zꢂ 0ꢂ
Eꢂ
Sꢂ
Hꢂ
ꢅꢂ
ꢆꢎꢈꢂ
ꢈꢂPPꢂ
VFDOHꢂ
',0(16,216ꢆꢊPPꢆDUHꢆWKHꢆRULJLQDOꢆGLPHQVLRQVꢋꢆ
$ꢆ
ꢊꢄꢋꢆ
ꢊꢈꢋꢆ
ꢊꢄꢋꢆ
81,7ꢆ
PPꢂ
$ꢆ
ꢄꢆ
$ꢆ
ꢈꢆ
$ꢆ
ꢉꢆ
Eꢆ
Sꢆ
Fꢆ
'ꢆ
(ꢆ
Hꢆ
+ꢆ
/ꢆ
/ꢆ
Sꢆ
4ꢆ
Yꢆ
Zꢆ
\ꢆ
ꢅꢎꢃꢂ
=ꢆ
șꢂ
(ꢆ
PD[ꢇꢆ
Rꢂ
ꢅꢎꢃꢈꢂ ꢅꢎꢋꢈꢂ
ꢅꢎꢅꢈꢂ ꢅꢎꢄꢅꢂ
ꢅꢎꢀꢅꢂ
ꢅꢎꢃꢋꢂ
ꢅꢎꢆꢂ
ꢅꢎꢃꢂ
ꢉꢎꢉꢂ
ꢉꢎꢇꢂ
ꢇꢎꢈꢂ
ꢇꢎꢀꢂ
ꢉꢎꢉꢂ
ꢉꢎꢆꢂ
ꢅꢎꢊꢈꢂ
ꢅꢎꢈꢅꢂ
ꢅꢎꢇꢂ
ꢅꢎꢀꢂ
ꢅꢎꢈꢂ
ꢅꢎꢆꢂ
ꢄꢂ
ꢃꢎꢃꢂ
ꢅꢎꢉꢈꢂ
ꢃꢂ
ꢅꢎꢆꢂ ꢅꢎꢃꢀꢂ
ꢅꢎꢆꢈꢂ
Rꢂ
ꢅꢂ
1RWHVꢆ
ꢃꢎꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢅꢎꢃꢈꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢎꢂ
ꢆꢎꢂ3ODVWLFꢂLQWHUOHDGꢂSURWUXVLRQVꢂRIꢂꢅꢎꢆꢈꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢎꢂ
ꢆ5()(5(1&(6ꢆ
ꢆ-('(&ꢆ ꢆ-(,7$ꢆ
ꢂ02ꢁꢃꢈꢀꢂ
287/,1(ꢆ
9(56,21ꢆ
(8523($1ꢆ
352-(&7,21ꢆ
,668(ꢆ'$7(ꢆ
ꢆ,(&ꢆ
ꢋꢋꢁꢃꢆꢁꢆꢊꢂ
ꢅꢀꢁꢅꢆꢁꢃꢋꢂ
ꢂ627ꢀꢉꢅꢁꢃꢂ
Fig 12. Package outline SOT360-1 (TSSOP20)
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
13 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
13. Abbreviations
Table 10. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal Oxide Semiconductor
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
HBM
MM
Machine Model
TTL
Transistor-Transistor Logic
Military
MIL
14. Revision history
Table 11. Revision history
Document ID
Release date Data sheet status
20150126 Product data sheet
Change notice
Supersedes
74HC_HCT574_Q100 v.2
Modifications:
-
74HC_HCT574_Q100 v.1
• Table 7: Power dissipation capacitance condition for 74HCT574-Q100 is corrected.
20120802 Product data sheet
74HC_HCT574_Q100 v.1
-
-
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
14 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
15. Legal information
15.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
Suitability for use in automotive applications — This Nexperia
product has been qualified for use in automotive
15.2 Definitions
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
15.3 Disclaimers
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
15 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
74HC_HCT574_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
16 of 17
74HC574-Q100; 74HCT574-Q100
Nexperia
Octal D-type flip-flop; positive edge-trigger; 3-state
17. Contents
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5
5.1
5.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
6
Functional description . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 5
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 14
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 14
7
8
9
10
11
12
13
14
15
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.1
15.2
15.3
15.4
16
17
Contact information. . . . . . . . . . . . . . . . . . . . . 16
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 26 January 2015
相关型号：
74HC574D-T
IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SO-20, Bus Driver/Transceiver
NXP
74HC574DB
IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20, Bus Driver/Transceiver
NXP
74HC574DB-T
IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20, Bus Driver/Transceiver
NXP
©2020 ICPDF网 联系我们和版权申明