74HC4514PW-Q100 [NEXPERIA]

4-to-16 line decoder/demultiplexer with input latchesProduction;
74HC4514PW-Q100
型号: 74HC4514PW-Q100
厂家: Nexperia    Nexperia
描述:

4-to-16 line decoder/demultiplexer with input latchesProduction

文件: 总14页 (文件大小:237K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
Rev. 1 — 1 September 2022  
Product data sheet  
1. General description  
The 74HC4514-Q100 is a 4-to-16 line decoder/demultiplexer having four binary weighted address  
inputs (A0 to A3), with latches, a latch enable input (LE), an enable input (E) and 16 outputs (Q0  
to Q15). When LE is HIGH, the selected output is determined by the data on An. When LE goes  
LOW, the last data present at An are stored in the latches and the outputs remain stable. When  
E is LOW, the selected output, determined by the contents of the latch, is HIGH. At E HIGH, all  
outputs are LOW. The enable input E does not affect the state of the latch. When the device is  
used as a demultiplexer, E is the data input and A0 to A3 are the address inputs. Inputs include  
clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in  
excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
CMOS input levels  
16-line demultiplexing capability  
Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
3. Applications  
Digital multiplexing  
Address decoding  
Hexadecimal/BCD decoding  
4. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC4514PW-Q100  
−40 °C to +125 °C  
TSSOP24  
plastic thin shrink small outline package;  
24 leads; body width 4.4 mm  
SOT355-1  
 
 
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
5. Functional diagram  
DX  
X/Y  
Q0  
Q1  
11  
0
1
11  
9
0
1
11  
9
9
Q2  
10  
8
2
10  
8
2
10  
8
1
2
LE  
A0  
A1  
A2  
A3  
E
Q3  
3
3
Q4  
7
1
C4  
0
4
7
1
C9  
4
7
Q5  
6
5
6
5
6
Q6  
5
2
3
6
5
2
3
9D, 1  
9D, 2  
9D, 4  
9D, 8  
6
5
3
Q7  
4
7
4
7
4
0
15  
4D, G  
Q8  
18  
17  
20  
19  
14  
13  
16  
15  
21  
22  
8
18  
17  
20  
19  
14  
13  
16  
15  
21  
22  
8
18  
17  
20  
19  
14  
13  
16  
15  
21  
22  
23  
Q9  
3
9
9
Q10  
Q11  
Q12  
Q13  
Q14  
Q15  
10  
11  
12  
13  
14  
15  
10  
11  
12  
13  
14  
15  
23  
23  
EN  
aaa-028161  
aaa-028162  
Fig. 1. Logic symbol  
Fig. 2. IEC logic symbol  
2
3
21 22  
A0 A1 A2 A3  
LATCHES  
LE  
E
1
23  
DECODER  
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15  
11  
9
10  
8
7
6
5
4
18 17 20 19 14 13 16 15  
aaa-028163  
Fig. 3. Functional diagram  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
2 / 14  
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
A0  
Q0  
Q1  
Q2  
Q3  
SD  
Q
Q
latch  
1
RD  
A1  
Q4  
Q5  
Q6  
Q7  
SD  
Q
Q
latch  
2
RD  
A2  
Q8  
SD  
Q
Q
Q9  
latch  
3
Q10  
Q11  
RD  
A3  
LE  
Q12  
Q13  
Q14  
SD  
Q
Q
latch  
4
RD  
Q15  
E
aaa-028164  
Fig. 4. Logic diagram  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
3 / 14  
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
6. Pinning information  
6.1. Pinning  
23  
6.2. Pin description  
Table 2. Pin description  
Symbol  
Pin  
1
Description  
LE  
E
latch enable input (active HIGH)  
enable input (active LOW)  
multiplexer outputs (active HIGH)  
23  
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7,  
11, 9, 10, 8, 7, 6, 5, 4,  
Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15  
18, 17, 20, 19, 14, 13, 16, 15  
A0, A1, A2, A3  
GND  
2, 3, 21, 22  
address inputs  
ground (0 V)  
12  
24  
VCC  
supply voltage  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
4 / 14  
 
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
7. Functional description  
Table 3. Function table  
H = HIGH voltage level; L = LOW voltage level; X = don’t care.  
Input LE = HIGH.  
Inputs  
A0  
Outputs  
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15  
E
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
A1  
X
L
A2  
X
L
A3  
X
L
X
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
L
L
L
L
H
H
L
L
L
H
L
L
L
H
H
H
H
L
L
H
L
L
L
H
H
L
L
H
L
L
H
H
H
H
H
H
H
H
H
L
L
L
H
H
L
L
H
L
L
H
H
H
H
H
L
L
H
H
H
8. Limiting values  
Table 4. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Max  
+7  
Unit  
V
VCC  
IIK  
supply voltage  
-0.5  
input clamping current  
output clamping current  
output current  
VI < -0.5 V or VI > VCC + 0.5 V  
VO < -0.5 V or VO > VCC + 0.5 V  
-0.5 V < VO < VCC + 0.5 V  
-
±20  
±20  
±25  
50  
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
IO  
-
-
ICC  
IGND  
Tstg  
Ptot  
supply current  
-
ground current  
-50  
-65  
-
-
storage temperature  
total power dissipation  
+150  
500  
[1]  
mW  
[1] For SOT355-1 (TSSOP24) package: Ptot derates linearly with 12.4 mW/K above 110 °C.  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
5 / 14  
 
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
9. Recommended operating conditions  
Table 5. Recommended operating conditions  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
6.0  
Unit  
V
VCC  
VI  
supply voltage  
2.0  
5.0  
input voltage  
0
0
-
VCC  
VCC  
625  
139  
83  
V
VO  
output voltage  
-
V
Δt/ΔV  
input transition rise and fall rate  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
-
-
ns/V  
ns/V  
ns/V  
°C  
-
1.67  
-
-
-
Tamb  
ambient temperature  
-40  
+125  
10. Static characteristics  
Table 6. Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
+25 °C  
Typ  
1.2  
−40 °C to +85 °C −40 °C to +125 °C Unit  
Min  
1.5  
3.15  
4.2  
-
Max  
-
Min  
1.5  
3.15  
4.2  
-
Max  
-
Min  
1.5  
3.15  
4.2  
-
Max  
-
VIH  
HIGH-level  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
VI = VIH or VIL  
V
V
V
V
V
V
input voltage  
2.4  
-
-
-
3.2  
-
-
-
VIL  
LOW-level  
0.8  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
input voltage  
-
2.1  
-
-
-
2.8  
-
-
VOH  
HIGH-  
level output  
voltage  
IO = -20 μA; VCC = 2.0 V  
1.9  
4.4  
5.9  
2.0  
4.5  
6.0  
-
-
-
-
-
1.9  
4.4  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
V
V
V
V
V
IO = -20 μA; VCC = 4.5 V  
IO = -20 μA; VCC = 6.0 V  
5.9  
IO = -4.0 mA; VCC = 4.5 V 3.98 4.32  
IO = -5.2 mA; VCC = 6.0 V 5.48 5.81  
3.84  
5.34  
VOL  
LOW-level  
output  
voltage  
VI = VIH or VIL  
IO = 20 μA; VCC = 2.0 V  
-
-
-
-
-
-
0
0
0
0.1  
0.1  
0.1  
-
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
-
0.1  
0.1  
0.1  
0.4  
0.4  
V
V
V
V
V
IO = 20 μA; VCC = 4.5 V  
IO = 20 μA; VCC = 6.0 V  
IO = 4.0 mA; VCC = 4.5 V  
IO = 5.2 mA; VCC = 6.0 V  
0.1  
0.15 0.26  
0.16 0.26  
0.33  
0.33  
±1.0  
II  
input leakage VI = VCC or GND; VCC = 6.0 V  
current  
-
±0.1  
8.0  
-
±1.0 μA  
ICC  
CI  
supply  
current  
VI = VCC or GND; IO = 0 A;  
VCC = 6.0 V  
-
-
-
-
-
80  
-
-
-
160  
-
μA  
pF  
input  
3.5  
capacitance  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
6 / 14  
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
11. Dynamic characteristics  
Table 7. Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Fig. 7.  
Symbol Parameter Conditions  
+25 °C  
−40 °C to +85 °C −40 °C to +125 °C Unit  
Min Typ Max  
Min  
Max  
Min  
Max  
tpd  
propagation An to Qn; see Fig. 5  
[1]  
delay  
VCC = 2.0 V  
-
-
-
-
74  
27  
23  
22  
230  
46  
-
-
-
-
-
290  
58  
-
-
-
-
-
345  
69  
-
ns  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 5 V; CL = 15 pF  
VCC = 6.0 V  
LE to Qn; see Fig. 5  
VCC = 2.0 V  
39  
49  
59  
-
-
-
74  
27  
22  
230  
46  
-
-
-
290  
58  
-
-
-
345  
69  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
39  
49  
59  
E to Qn; see Fig. 5  
VCC = 2.0 V  
-
-
-
41  
15  
12  
175  
35  
-
-
-
220  
44  
-
-
-
265  
53  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
30  
37  
45  
tt  
transition  
time  
Qn; see Fig. 5  
VCC = 2.0 V  
[2]  
-
-
-
19  
7
75  
15  
13  
-
-
-
95  
19  
16  
-
-
-
110  
22  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
6
19  
tW  
tsu  
th  
pulse witdh LE HIGH; see Fig. 6  
VCC = 2.0 V  
80  
16  
14  
14  
5
-
-
-
100  
20  
-
-
-
120  
24  
-
-
-
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
4
17  
20  
set-up time An to LE; see Fig. 6  
VCC = 2.0 V  
90  
18  
15  
25  
9
-
-
-
115  
23  
-
-
-
135  
27  
-
-
-
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
7
20  
23  
hold time  
An to LE; see Fig. 6  
VCC = 2.0 V  
1
1
1
-
−11  
−4  
-
-
-
-
1
1
1
-
-
-
-
-
1
1
1
-
-
-
-
-
ns  
ns  
ns  
pF  
VCC = 4.5 V  
VCC = 6.0 V  
−3  
CPD  
power  
per package;  
[3]  
44  
dissipation  
capacitance  
VI = GND to VCC  
[1] tpd is the same as tPLH and tPHL  
[2] tt is the same as tTLH and tTHL  
[3] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD x VCC 2 x fi x N + Σ(CL x VCC 2 x fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of load switching outputs;  
Σ(CL x VCC 2 x fo) = sum of the outputs.  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
7 / 14  
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
11.1. Waveforms and test circuit  
V
I
An, LE, E input  
GND  
V
V
M
M
t
t
PLH  
PHL  
V
OH  
90 %  
90 %  
V
V
M
Qn output  
M
10 %  
10 %  
V
OL  
t
t
THL  
TLH  
aaa-028167  
Measurement points are given in Table 8.  
VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 5. The inputs (An, LE, E) to output (Qn) propagation delays and the output transition times  
V
I
V
An input  
GND  
M
t
t
h
h
t
t
su  
su  
V
I
transparant  
latched  
M
transparant  
latched  
LE input  
GND  
V
t
W
aaa-028168  
Measurement points are given in Table 8.  
The shaded areas indicate when the input is permitted to change for predictable output performance.  
Fig. 6. Data set-up and hold times for An input to LE input and LE input pulse width  
Table 8. Measurement points  
Type  
Input  
Output  
VM  
VI  
VM  
74HC4514-Q100  
GND to VCC  
0.5VCC  
0.5VCC  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
8 / 14  
 
 
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
V
M
M
10 %  
GND  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
M
M
10 %  
GND  
t
W
V
CC  
V
I
V
O
G
DUT  
R
T
C
L
001aah768  
Test data is given in Table 9.  
Definitions for test circuit:  
RT = Termination resistance; should be equal to output impedance Zo of the pulse generator.  
CL = Load capacitance including jig and probe capacitance.  
Fig. 7. Test circuit for measuring switching times  
Table 9. Test data  
Type  
Input  
Load  
VI  
tr, tf  
CL  
74HC4514-Q100  
GND to VCC  
6 ns  
15 pF, 50 pF  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
9 / 14  
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
12. Application information  
V
CC  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
Q9  
all diodes are general  
purpose Germanium  
A3  
A2  
A1  
A0  
LE  
Q10  
Q11  
Q12  
Q13  
Q14  
Q15  
E
R = 2 kΩ  
“4050  
R = 2 kΩ  
A3  
A2  
“4511  
A1  
A0  
R = 10 kΩ  
aaa-028074  
Fig. 8. Code-to-code conversion; hexadecimal to BCD  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
10 / 14  
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
13. Package outline  
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm  
SOT355-1  
D
E
A
X
c
H
v
M
A
y
E
Z
13  
24  
Q
A
2
(A )  
3
A
A
1
pin 1 index  
θ
L
p
L
1
12  
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
7.9  
7.7  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.5  
0.2  
mm  
1.1  
0.65  
1
0.2  
0.13  
0.1  
0.25  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT355-1  
MO-153  
Fig. 9. Package outline SOT355-1 (TSSOP24)  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
11 / 14  
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
14. Abbreviations  
Table 10. Abbreviations  
Acronym  
CMOS  
DUT  
Description  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
ESD  
HBM  
MM  
15. Revision history  
Table 11. Revision history  
Document ID  
Release date  
20220901  
Data sheet status  
Change notice  
Supersedes  
74HC4514_Q100 v.1  
Product data sheet  
-
-
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
12 / 14  
 
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
equipment, nor in applications where failure or malfunction of an Nexperia  
product can reasonably be expected to result in personal injury, death or  
severe property or environmental damage. Nexperia and its suppliers accept  
no liability for inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
16. Legal information  
Data sheet status  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Document status Product  
Definition  
[1][2]  
status [3]  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
or warranty that such applications will be suitable for the specified use  
without further testing or modification.  
Objective [short]  
data sheet  
Development  
This document contains data from  
the objective specification for  
product development.  
Preliminary [short]  
data sheet  
Qualification  
Production  
This document contains data from  
the preliminary specification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia accepts no liability for  
any assistance with applications or customer product design. It is customer’s  
sole responsibility to determine whether the Nexperia product is suitable  
and fit for the customer’s applications and products planned, as well as  
for the planned application and use of customer’s third party customer(s).  
Customers should provide appropriate design and operating safeguards to  
minimize the risks associated with their applications and products.  
Product [short]  
data sheet  
This document contains the product  
specification.  
[1] Please consult the most recently issued document before initiating or  
completing a design.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have  
changed since this document was published and may differ in case of  
multiple devices. The latest product status information is available on  
the internet at https://www.nexperia.com.  
Nexperia does not accept any liability related to any default, damage, costs  
or problem which is based on any weakness or default in the customer’s  
applications or products, or the application or use by customer’s third party  
customer(s). Customer is responsible for doing all necessary testing for the  
customer’s applications and products using Nexperia products in order to  
avoid a default of the applications and the products or of the application or  
use by customer’s third party customer(s). Nexperia does not accept any  
liability in this respect.  
Definitions  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
warranties as to the accuracy or completeness of information included herein  
and shall have no liability for the consequences of use of such information.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is  
intended for quick reference only and should not be relied upon to contain  
detailed and full information. For detailed and full information see the relevant  
full data sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
in a valid written individual agreement. In case an individual agreement is  
concluded only the terms and conditions of the respective agreement shall  
apply. Nexperia hereby expressly objects to applying the customer’s general  
terms and conditions with regard to the purchase of Nexperia products by  
customer.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and customer have explicitly  
agreed otherwise in writing. In no event however, shall an agreement be  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Disclaimers  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Limited warranty and liability — Information in this document is believed  
to be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy  
or completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no responsibility  
for the content in this document if provided by an information source outside  
of Nexperia.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
In no event shall Nexperia be liable for any indirect, incidental, punitive,  
special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal  
or replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Trademarks  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards customer  
for the products described herein shall be limited in accordance with the  
Terms and conditions of commercial sale of Nexperia.  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
specifications and product descriptions, at any time and without notice. This  
document supersedes and replaces all information supplied prior to the  
publication hereof.  
Suitability for use in automotive applications — This Nexperia product  
has been qualified for use in automotive applications. Unless otherwise  
agreed in writing, the product is not designed, authorized or warranted to  
be suitable for use in life support, life-critical or safety-critical systems or  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
13 / 14  
 
Nexperia  
74HC4514-Q100  
4-to-16 line decoder/demultiplexer with input latches  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Applications.................................................................. 1  
4. Ordering information....................................................1  
5. Functional diagram.......................................................2  
6. Pinning information......................................................4  
6.1. Pinning.........................................................................4  
6.2. Pin description.............................................................4  
7. Functional description................................................. 5  
8. Limiting values............................................................. 5  
9. Recommended operating conditions..........................6  
10. Static characteristics..................................................6  
11. Dynamic characteristics.............................................7  
11.1. Waveforms and test circuit........................................ 8  
12. Application information........................................... 10  
13. Package outline........................................................ 11  
14. Abbreviations............................................................12  
15. Revision history........................................................12  
16. Legal information......................................................13  
© Nexperia B.V. 2022. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 1 September 2022  
©
74HC4514_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 1 — 1 September 2022  
14 / 14  

相关型号:

74HC4514U

IC HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, UUC, CHIP ON WAFER, Decoder/Driver
NXP

74HC4515

4-to-16 line decoder/demultiplexer with input latches; inverting
NXP

74HC4515D

4-to-16 line decoder/demultiplexer with input latches; inverting
NXP

74HC4515D,653

74HC(T)4515 - 4-to-16 line decoder/demultiplexer with input latches; inverting SOP 24-Pin
NXP

74HC4515D-T

4-To-16-Line Demultiplexer
ETC

74HC4515DB

4-to-16 line decoder/demultiplexer with input latches; inverting
NXP

74HC4515DB-T

IC HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO24, Decoder/Driver
NXP

74HC4515N

4-to-16 line decoder/demultiplexer with input latches; inverting
NXP

74HC4515N3

Decoder/Driver, CMOS, PDIP24,
PHILIPS

74HC4515PW

4-to-16 line decoder/demultiplexer with input latches; inverting
NXP

74HC4515PW-T

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO24
NXP

74HC4516

Binary up/down counter
NXP