74ALVC74D [NEXPERIA]

Dual D-type flip-flop with set and reset; positive-edge triggerProduction;
74ALVC74D
型号: 74ALVC74D
厂家: Nexperia    Nexperia
描述:

Dual D-type flip-flop with set and reset; positive-edge triggerProduction

光电二极管 逻辑集成电路 触发器
文件: 总15页 (文件大小:259K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Rev. 7 — 7 July 2023  
Product data sheet  
1. General description  
The 74ALVC74 is a dual positive edge triggered D-type flip-flop with individual data (D), clock (CP),  
set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that  
meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in  
the flip-flop and appear at the Q output.  
Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 3.6 V  
CMOS low power dissipation  
Overvoltage tolerant inputs to 3.6 V  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA per JESD78 Class II.A  
Complies with JEDEC standard:  
JESD8-7 (1.65 to 1.95 V)  
JESD8-5 (2.3 to 2.7 V)  
JESD8C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range  
-40 °C to +125 °C  
Name  
Description  
Version  
74ALVC74D  
74ALVC74PW  
74ALVC74BQ  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP14  
plastic thin shrink small outline package; 14 leads; SOT402-1  
body width 4.4 mm  
DHVQFN14 plastic dual in-line compatible thermal  
enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 × 3 × 0.85 mm  
SOT762-1  
 
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
4. Functional diagram  
4
1SD  
SD  
2
3
1D  
1Q  
1Q  
5
6
D
Q
FF1  
Q
1CP  
CP  
RD  
4
3
2
1
5
6
S
1
1RD  
2SD  
4
10  
C1  
10  
1SD 2SD  
1D  
R
SD  
SD  
2
1D  
1Q  
2Q  
5
9
2Q  
2Q  
9
8
12 2D  
D
Q
Q
FF2  
Q
D
12 2D  
3
1CP  
11 2CP  
CP  
FF  
CP  
11 2CP  
10  
11  
12  
13  
9
S
1Q  
2Q  
6
8
Q
C2  
RD  
1RD 2RD  
13  
RD  
2D  
R
8
13 2RD  
1
aaa-008836  
aaa-008837  
aaa-008838  
Fig. 1. Logic symbol  
Fig. 2. IEC logic symbol  
Fig. 3. Functional diagram  
Q
C
C
C
C
C
C
C
C
D
Q
RD  
SD  
CP  
C
C
aaa-008839  
Fig. 4. Logic diagram (one flip-flop)  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
2 / 15  
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
5. Pinning information  
5.1. Pinning  
BQ package  
SOT762-1 (DHVQFN14)  
D package  
SOT108-1 (SO14)  
terminal 1  
1
2
3
4
5
6
7
14  
V
1RD  
1D  
index area  
CC  
PW package  
SOT402-1 (TSSOP14)  
13  
12  
11  
10  
9
1D  
1CP  
1SD  
1Q  
2
3
4
5
6
13 2RD  
2RD  
2D  
12  
11  
10  
9
2D  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1RD  
1D  
V
CC  
1CP  
1SD  
1Q  
2RD  
2D  
2CP  
2SD  
2Q  
2CP  
2SD  
2Q  
1CP  
1SD  
1Q  
(1)  
GND  
2CP  
2SD  
2Q  
1Q  
1Q  
1Q  
aaa-035264  
GND  
8
2Q  
8
GND  
2Q  
Transparent top view  
aaa-035263  
aaa-035262  
(1) This is not a ground pin. There is no electrical or mechanical requirement to solder  
the pad. In case soldered, the solder land should remain floating or connected to GND.  
5.2. Pin description  
Table 2. Pin description  
Symbol  
Pin  
1
Description  
1RD  
1D  
asynchronous reset-direct input (active-LOW)  
data input  
2
1CP  
1SD  
1Q  
3
clock input (LOW-to-HIGH), edge-triggered  
asynchronous set-direct input (active-LOW)  
true flip-flop output  
4
5
1Q  
6
complement flip-flop output  
ground (0 V)  
GND  
2Q  
7
8
complement flip-flop output  
true flip-flop output  
2Q  
9
2SD  
2CP  
2D  
10  
11  
12  
13  
14  
asynchronous set-direct input (active-LOW)  
clock input (LOW-to-HIGH), edge-triggered  
data input  
2RD  
VCC  
asynchronous reset-direct input (active-LOW)  
supply voltage  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
3 / 15  
 
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
6. Functional description  
Table 3. Function table  
H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = LOW-to-HIGH clock transition;  
nQn+1 = state after the next LOW-to-HIGH CP transition.  
Input  
Output  
nSD  
L
nRD  
H
nCP  
X
nD  
X
nQ  
H
L
nQ  
L
nQn+1  
nQ n+1  
-
-
H
L
X
X
H
H
-
-
-
L
L
X
X
H
-
-
-
H
H
L
L
H
H
L
H
H
H
-
-
7. Limiting values  
Table 4. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
-0.5  
-0.5  
-0.5  
-0.5  
-50  
-
Max  
+4.6  
+4.6  
Unit  
V
VCC  
VI  
supply voltage  
input voltage  
output voltage  
[1]  
[1]  
[1]  
V
VO  
VCC + 0.5 V  
Power-down mode; VCC = 0 V  
VI < 0 V  
+4.6  
-
V
IIK  
input clamping current  
output clamping current  
output current  
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
IO  
VO > VCC or VO < 0 V  
VO = 0 V to VCC  
±50  
±50  
100  
-
-
ICC  
IGND  
Tstg  
Ptot  
supply current  
-
ground current  
-100  
-65  
-
storage temperature  
total power dissipation  
+150  
500  
Tamb = -40 °C to +125 °C  
[2]  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.  
For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.  
For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.  
8. Recommended operating conditions  
Table 5. Recommended operating conditions  
Symbol Parameter  
Conditions  
Min  
1.65  
0
Max  
3.6  
Unit  
V
VCC  
VI  
supply voltage  
input voltage  
output voltage  
3.6  
V
VO  
VCC = 1.65 to 3.6 V  
Power-down mode; VCC = 0 V  
in free air  
0
VCC  
3.6  
V
0
V
Tamb  
ambient temperature  
-40  
0
+125  
20  
°C  
ns/V  
ns/V  
Δt/ΔV  
input transition rise and fall rate VCC = 1.65 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
0
10  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
4 / 15  
 
 
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
9. Static characteristics  
Table 6. Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
Typ[1]  
-40 °C to +125 °C  
Unit  
Min  
Max  
Min  
Max  
VIH  
HIGH-level  
input voltage  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VI = VIH or VIL  
0.65 × VCC  
-
-
-
-
-
-
-
0.65 × VCC  
-
V
V
V
V
V
V
1.7  
-
1.7  
-
2.0  
-
0.35 × VCC  
0.7  
2.0  
-
0.35 × VCC  
0.7  
VIL  
LOW-level  
input voltage  
-
-
-
-
-
-
0.8  
0.8  
VOH  
HIGH-level  
output voltage  
VCC = 1.65 V to 3.6 V;  
IO = -100 μA  
VCC - 0.2  
-
-
VCC - 0.2  
-
V
VCC = 1.65 V; IO = -6 mA  
VCC = 2.3 V; IO = -12 mA  
VCC = 2.3 V; IO = -18 mA  
VCC = 2.7 V; IO = -12 mA  
VCC = 3.0 V; IO = -18 mA  
VCC = 3.0 V; IO = -24 mA  
VI = VIH or VIL  
1.25  
1.8  
1.7  
2.2  
2.4  
2.2  
1.51  
2.10  
2.01  
2.53  
2.76  
2.68  
-
-
-
-
-
-
1.25  
1.8  
1.7  
2.2  
2.4  
2.2  
-
-
-
-
-
-
V
V
V
V
V
V
VOL  
LOW-level  
output voltage  
VCC = 1.65 V to 3.6 V;  
IO = 100 μA  
-
-
0.2  
-
0.2  
V
VCC = 1.65 V; IO = 6 mA  
VCC = 2.3 V; IO = 12 mA  
VCC = 2.3 V; IO = 18 mA  
VCC = 2.7 V; IO = 12 mA  
VCC = 3.0 V; IO = 18 mA  
VCC = 3.0 V; IO = 24 mA  
-
-
-
-
-
-
-
0.11  
0.17  
0.25  
0.16  
0.23  
0.30  
±0.1  
0.3  
0.4  
0.6  
0.4  
0.4  
0.55  
±5  
-
-
-
-
-
-
-
0.3  
0.4  
V
V
0.6  
V
0.4  
V
0.45  
0.55  
±20  
V
V
II  
input leakage VCC = 3.6 V; VI = VCC or GND  
current  
μA  
IOFF  
power-off  
leakage  
current  
VCC = GND; VI or VO = 3.6 V  
-
±0.1  
±10  
-
±80  
μA  
ICC  
ΔICC  
CI  
supply current VCC = 3.6 V; VI = VCC or GND;  
IO = 0 A  
-
-
-
0.2  
5
10  
750  
-
-
-
-
80  
750  
-
μA  
μA  
pF  
additional  
VCC = 3.0 V to 3.6 V;  
supply current VI = VCC – 0.6 V; IO = 0 A  
input  
3.5  
capacitance  
[1] Typical values are measured at Tamb = 25 °C.  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
5 / 15  
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
10. Dynamic characteristics  
Table 7. Dynamic characteristics  
GND (ground = 0 V): for test circuit, see Fig. 7.  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
Typ[1]  
-40 °C to +125 °C Unit  
Min  
Max  
Min  
Max  
tpd  
propagation  
delay  
nCP to nQ, nQ; see Fig. 5  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
[2]  
1.0  
1.0  
1.0  
1.0  
3.7  
2.6  
2.8  
2.7  
6.2  
4.2  
4.2  
3.8  
1.0  
1.0  
1.0  
1.0  
7.1  
4.8  
4.8  
4.4  
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
nSD to nQ, nQ; see Fig. 6  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
1.0  
1.0  
1.0  
1.0  
3.4  
2.4  
3.2  
2.3  
5.4  
3.8  
4.2  
3.5  
1.0  
1.0  
1.0  
1.0  
6.2  
4.4  
4.8  
4.0  
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
nRD to nQ, nQ; see Fig. 6  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
1.0  
1.0  
1.0  
1.0  
3.5  
2.5  
3.1  
2.3  
5.4  
3.8  
4.2  
3.5  
1.0  
1.0  
1.0  
1.0  
6.2  
4.4  
4.8  
4.0  
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
nCP; HIGH or LOW; see Fig. 5  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
tW  
pulse width  
2.5  
2.5  
2.5  
2.5  
0.9  
0.6  
1.3  
1.3  
-
-
-
-
2.5  
2.5  
2.5  
2.5  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
nSD or nRD; LOW; see Fig. 6  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
2.5  
2.5  
2.5  
2.5  
0.9  
0.6  
1.0  
0.7  
-
-
-
-
2.5  
2.5  
2.5  
2.5  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
trec  
recovery time nRD to nCP; see Fig. 6  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
0.7  
0.7  
0.7  
0.7  
−0.1  
−0.1  
−0.1  
−0.1  
-
-
-
-
0.7  
0.7  
0.7  
0.7  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 2.7 V  
VCC = 3.0 V to 3.6 V  
tsu  
set-up time  
nD to nCP; see Fig. 5  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
1.2  
1.2  
0.9  
0.8  
0.6  
0.8  
0.5  
0.4  
-
-
-
-
1.2  
1.2  
0.9  
0.8  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
6 / 15  
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
Typ[1]  
-40 °C to +125 °C Unit  
Min  
Max  
Min  
Max  
th  
hold time  
nD to nCP; see Fig. 5  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
0.6  
0.6  
0.7  
0.8  
−0.4  
−0.3  
−0.4  
−0.1  
-
-
-
-
0.6  
0.6  
0.7  
0.8  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 3.0 V to 3.6 V  
nCP; see Fig. 5  
fmax  
maximum  
frequency  
VCC = 1.65 to 1.95 V  
VCC = 2.3 to 2.7 V  
VCC = 2.7 V  
150  
200  
250  
300  
-
275  
325  
375  
425  
35  
-
-
-
-
-
150  
200  
250  
300  
-
-
-
-
-
-
MHz  
MHz  
MHz  
MHz  
pF  
VCC = 3.0 V to 3.6 V  
CPD  
power  
per buffer; VI = GND to VCC  
;
[3]  
dissipation  
capacitance  
VCC = 3.3 V  
[1] Typical values are measured at Tamb = 25 °C.  
Typical values are measured at VCC = 1.8 V for VCC = 1.65 V to 1.95 V.  
Typical values are measured at VCC = 2.5 V for VCC = 2.3 V to 2.7 V.  
Typical values are measured at VCC = 3.3 V for VCC = 3.0 V to 3.6 V  
[2] tpd is the same as tPHL and tPLH  
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD × VCC 2 × fi × N + Σ (CL × VCC 2 × fo), where:  
fi = input frequency in MHz; fo = output frequency in MHz;  
N = total load switching outputs; CL = output load capacitance in pF;  
VCC = supply voltage in V;  
Σ (CL × VCC 2 × fo) = sum of outputs.  
10.1. Waveforms and test circuit  
V
I
nD input  
V
M
GND  
t
t
h
h
t
t
su  
su  
1/f  
max  
V
I
nCP input  
V
M
GND  
t
W
t
t
PLH  
PHL  
V
OH  
nQ output  
nQ output  
V
V
M
M
V
OL  
V
OH  
V
OL  
t
t
PHL  
PLH  
aaa-008840  
Measurement points are given in Table 8.  
The shaded areas indicate when the input is permitted to change for predictable output performance.  
Fig. 5. Clock pulse (nCP) to output (nQ, nQ) propagation delays, nCP pulse width, the nD to nCP set-up times,  
the nCP to nD hold times and maximum frequency  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
7 / 15  
 
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
V
I
nCP input  
GND  
V
M
t
rec  
V
I
nSD input  
GND  
V
M
t
t
W
W
V
I
V
nRD input  
GND  
M
t
t
PHL  
PLH  
V
OH  
nQ output  
V
V
M
M
V
OL  
V
OH  
nQ output  
V
OL  
t
t
PLH  
PHL  
aaa-008842  
Measurement points are given in Table 8.  
Fig. 6. Set (nSD) and reset (nRD) input to output (nQ, nQ) propagation delays, set (nSD) and reset (nRD) pulse  
widths and nRD to nCP recovery time  
Table 8. Measurement points  
Supply voltage  
VCC  
Input  
VI  
Output  
VM  
VM  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
VCC  
VCC  
2.7 V  
2.7 V  
0.5 × VCC  
0.5 × VCC  
1.5 V  
0.5 × VCC  
0.5 × VCC  
1.5 V  
3.0 V to 3.6 V  
1.5 V  
1.5 V  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
8 / 15  
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
V
M
M
10 %  
0 V  
t
W
V
EXT  
R
V
CC  
L
V
V
O
I
G
DUT  
R
T
C
L
R
L
001aae331  
Test data is given in Table 9.  
Definitions for test circuit:  
RL = Load resistance;  
CL = Load capacitance including jig and probe capacitance;  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator;  
VEXT = External voltage for measuring switching times.  
Fig. 7. Test circuit for measuring switching times  
Table 9. Test data  
Supply voltage  
Input  
VI  
Load  
CL  
VEXT  
tr, tf  
RL  
tPHL, tPLH  
open  
1.65 V to 1.95 V  
2.3 V to 2.7 V  
2.7 V  
VCC  
VCC  
2.7 V  
2.7 V  
≤ 2.0 ns  
≤ 2.0 ns  
≤ 2.5 ns  
≤ 2.5 ns  
30 pF  
30 pF  
50 pF  
50 pF  
1 kΩ  
500 Ω  
500 Ω  
500 Ω  
open  
open  
3.0 V to 3.6 V  
open  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
9 / 15  
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
11. Package outline  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
D
E
A
X
v
c
y
H
M
A
E
Z
8
14  
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
7
e
detail X  
w
M
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
8.75  
8.55  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.75  
1.27  
0.05  
1.05  
0.25  
0.25  
0.1  
0.25  
0.01  
8o  
0o  
0.010 0.057  
0.004 0.049  
0.019 0.0100 0.35  
0.014 0.0075 0.34  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.024  
0.028  
0.012  
inches  
0.041  
0.01 0.01 0.004  
0.069  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT108-1  
076E06  
MS-012  
Fig. 8. Package outline SOT108-1 (SO14)  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
10 / 15  
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
D
E
A
X
c
y
H
v
M
A
E
Z
8
14  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
7
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.72  
0.38  
mm  
1.1  
0.65  
1
0.2  
0.13  
0.1  
0.25  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT402-1  
MO-153  
Fig. 9. Package outline SOT402-1 (TSSOP14)  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
11 / 15  
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 x 3 x 0.85 mm  
SOT762-1  
B
A
E
D
A
A
1
c
detail X  
terminal 1  
index area  
C
terminal 1  
index area  
e
1
v
w
C
C
A B  
y
y
C
1
e
b
2
6
L
1
7
8
E
h
e
14  
k
13  
9
D
h
X
k
0
2
4 mm  
w
scale  
Dimensions (mm are the original dimensions)  
(1) (1)  
(1)  
Unit  
A
A
b
c
D
D
h
E
E
e
e
k
L
v
y
y
1
1
h
1
max  
nom  
min  
1
0.05 0.30  
0.02 0.25 0.2 3.0 1.50 2.5 1.00 0.5  
0.00 0.18 2.9 1.35 2.4 0.85  
3.1 1.65 2.6 1.15  
0.5  
0.4 0.1 0.05 0.05 0.1  
0.2 0.3  
mm  
2
Note  
sot762-1_po  
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
15-04-10  
15-05-05  
SOT762-1  
MO-241  
Fig. 10. Package outline SOT762-1 (DHVQFN14)  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
12 / 15  
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
12. Abbreviations  
Table 10. Abbreviations  
Acronym  
CDM  
Description  
Charged Device Model  
CMOS  
DUT  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ESD  
ElectroStatic Discharge  
HBM  
Human Body Model  
TTL  
Transistor-Transistor Logic  
13. Revision history  
Table 11. Revision history  
Document ID  
74ALVC74 v.7  
Modifications:  
Release date  
20230707  
Data sheet status  
Change notice Supersedes  
- 74ALVC74 v.6  
Product data sheet  
Section 1 updated.  
Section 2: updated; ESD specification updated according to the latest JEDEC standard.  
Specifications for -40 °C to +125 °C added.  
74ALVC74 v.6  
Modifications:  
20210727  
Section 10: Minimum set-up time (tsu(min) at VCC = 2.7 V changed to 1.1 ns. (errata)  
20210430 Product data sheet 74ALVC74 v.4  
Section 2: Reference to JESD36 removed.  
Section 7: Derating values for Ptot total power dissipation have been updated.  
Product data sheet 74ALVC74 v.3  
Product data sheet  
-
74ALVC74 v.5  
74ALVC74 v.5  
Modifications:  
-
74ALVC74 v.4  
Modifications:  
20170816  
-
The format of this data sheet has been redesigned to comply with the identity  
guidelines of Nexperia.  
Legal texts have been adapted to the new company name where appropriate.  
74ALVC74 v.3  
74ALVC74 v.2  
74ALVC74 v.1  
20030526  
20030124  
20021115  
Product specification -  
Product specification -  
Product specification -  
74ALVC74 v.2  
74ALVC74 v.1  
-
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
13 / 15  
 
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
injury, death or severe property or environmental damage. Nexperia and its  
suppliers accept no liability for inclusion and/or use of Nexperia products in  
such equipment or applications and therefore such inclusion and/or use is at  
the customer’s own risk.  
14. Legal information  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Data sheet status  
Document status Product  
Definition  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
or warranty that such applications will be suitable for the specified use  
[1][2]  
status [3]  
Objective [short]  
data sheet  
Development  
This document contains data from  
the objective specification for  
product development.  
without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia accepts no liability for  
any assistance with applications or customer product design. It is customer’s  
sole responsibility to determine whether the Nexperia product is suitable  
and fit for the customer’s applications and products planned, as well as  
for the planned application and use of customer’s third party customer(s).  
Customers should provide appropriate design and operating safeguards to  
minimize the risks associated with their applications and products.  
Preliminary [short]  
data sheet  
Qualification  
Production  
This document contains data from  
the preliminary specification.  
Product [short]  
data sheet  
This document contains the product  
specification.  
[1] Please consult the most recently issued document before initiating or  
completing a design.  
Nexperia does not accept any liability related to any default, damage, costs  
or problem which is based on any weakness or default in the customer’s  
applications or products, or the application or use by customer’s third party  
customer(s). Customer is responsible for doing all necessary testing for the  
customer’s applications and products using Nexperia products in order to  
avoid a default of the applications and the products or of the application or  
use by customer’s third party customer(s). Nexperia does not accept any  
liability in this respect.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have  
changed since this document was published and may differ in case of  
multiple devices. The latest product status information is available on  
the internet at https://www.nexperia.com.  
Definitions  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
warranties as to the accuracy or completeness of information included herein  
and shall have no liability for the consequences of use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is  
intended for quick reference only and should not be relied upon to contain  
detailed and full information. For detailed and full information see the relevant  
full data sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
in a valid written individual agreement. In case an individual agreement is  
concluded only the terms and conditions of the respective agreement shall  
apply. Nexperia hereby expressly objects to applying the customer’s general  
terms and conditions with regard to the purchase of Nexperia products by  
customer.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and customer have explicitly  
agreed otherwise in writing. In no event however, shall an agreement be  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Disclaimers  
Limited warranty and liability — Information in this document is believed  
to be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy  
or completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no responsibility  
for the content in this document if provided by an information source outside  
of Nexperia.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific Nexperia product is automotive qualified, the  
product is not suitable for automotive use. It is neither qualified nor tested in  
accordance with automotive testing or application requirements. Nexperia  
accepts no liability for inclusion and/or use of non-automotive qualified  
products in automotive equipment or applications.  
In no event shall Nexperia be liable for any indirect, incidental, punitive,  
special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal  
or replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards,  
customer (a) shall use the product without Nexperia’s warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
Nexperia’s specifications such use shall be solely at customer’s own risk,  
and (c) customer fully indemnifies Nexperia for any liability, damages or failed  
product claims resulting from customer design and use of the product for  
automotive applications beyond Nexperia’s standard warranty and Nexperia’s  
product specifications.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards customer  
for the products described herein shall be limited in accordance with the  
Terms and conditions of commercial sale of Nexperia.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
specifications and product descriptions, at any time and without notice. This  
document supersedes and replaces all information supplied prior to the  
publication hereof.  
Trademarks  
Suitability for use — Nexperia products are not designed, authorized or  
warranted to be suitable for use in life support, life-critical or safety-critical  
systems or equipment, nor in applications where failure or malfunction  
of an Nexperia product can reasonably be expected to result in personal  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
14 / 15  
 
Nexperia  
74ALVC74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Ordering information....................................................1  
4. Functional diagram.......................................................2  
5. Pinning information......................................................3  
5.1. Pinning.........................................................................3  
5.2. Pin description.............................................................3  
6. Functional description................................................. 4  
7. Limiting values............................................................. 4  
8. Recommended operating conditions..........................4  
9. Static characteristics....................................................5  
10. Dynamic characteristics............................................ 6  
10.1. Waveforms and test circuit........................................ 7  
11. Package outline........................................................ 10  
12. Abbreviations............................................................13  
13. Revision history........................................................13  
14. Legal information......................................................14  
© Nexperia B.V. 2023. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 7 July 2023  
©
74ALVC74  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 7 July 2023  
15 / 15  

相关型号:

74ALVC74DC

SOIC-14, Tube
IDT

74ALVC74PW

Dual D-type flip-flop with set and reset; positive-edge trigger
NXP

74ALVC74PW

Dual D-type flip-flop with set and reset; positive-edge triggerProduction
NEXPERIA

74ALVC86

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC86M

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC86MTC

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC86MTCX

Quad 2-input Exclusive OR (XOR) Gate
FAIRCHILD

74ALVC86MTCX_NL

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC86MX

Quad 2-input Exclusive OR (XOR) Gate
FAIRCHILD

74ALVC86_05

Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVCF162834DLG4

3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
TI

74ALVCF162834GRE4

3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
TI