27C2100-70 [Macronix]
2M-BIT [256Kx8/128x16] CMOS EPROM; 2M- BIT [ 256Kx8 / 128x16 ] CMOS EPROM型号: | 27C2100-70 |
厂家: | MACRONIX INTERNATIONAL |
描述: | 2M-BIT [256Kx8/128x16] CMOS EPROM |
文件: | 总17页 (文件大小:564K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
MX27C2100/27C2048
2M-BIT [256Kx8/128x16] CMOS EPROM
FEATURES
• Completely TTL compatible
• Operating current: 40mA
• Standby current: 100uA
• 128Kx16organization(MX27C2048,JEDECpinout)
• 256K x 8 or 128K x 16 organization(MX27C2100,
ROM pin out compatible)
• +12.5V programming voltage
• Package type:
- 40 pin plastic DIP
- 44 pin PLCC(MX27C2048)
• Fast access time: 55/70/90/120/150 ns
• Totally static operation
GENERAL DESCRIPTION
The MX27C2100/2048 is a 5V only, 2M-bit, One Time
Programmable Read Only Memory. It is organized as
128K words by 16 bits per word(MX27C2048), 256K x 8
or 128K x 16(MX27C2100), operates from a single + 5
volt supply,hasastaticstandby mode,andfeaturesfast
single address location programming. All programming
signals are TTL levels, requiring a single pulse. For
programmingoutsidefromthesystem,existingEPROM
programmers may be used. The MX27C2100/2048
supportsaintelligentfastprogrammingalgorithmwhich
canresultinprogrammingtimesoflessthanoneminute.
This EPROM is packaged in industry standard 40 pin
dual-in-line package and 44 lead PLCC package.
PIN CONFIGURATIONS
PDIP(MX27C2048)
PLCC(MX27C2048)
VCC
PGM
A16
A15
A14
A13
A12
A11
A10
A9
VPP
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
1
CE
2
Q15
Q14
Q13
Q12
Q11
Q10
Q9
3
4
6
1
44
40
39
A13
A12
A11
A10
A9
Q12
Q11
Q10
Q9
7
5
6
7
8
9
Q8
Q8
10
11
12
13
14
15
16
17
18
19
20
MX27C2048
GND
A8
GND
Q7
GND
NC
A8
GND
NC
12
17
34
A7
Q6
Q7
A6
Q5
A7
Q6
A5
Q4
A4
A6
Q3
Q5
A3
Q2
A5
Q4
29
28
18
23
A2
Q1
A1
Q0
A0
OE
BLOCK DIAGRAM (MX27C2048)
PIN DESCRIPTION(MX27C2048)
CE
CONTROL
LOGIC
OUTPUT
SYMBOL
A0~A16
Q0~Q15
CE
PIN NAME
Q0~Q15
PGM
OE
BUFFERS
Address Input
Data Input/Output
Chip Enable Input
Output Enable Input
Program Enable Input
Program Supply Voltage
Power Supply Pin (+5V)
Ground Pin
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Y-DECODER
X-DECODER
Y-SELECT
OE
A0~A16
2M BIT
CELL
ADDRESS
INPUTS
PGM
MAXTRIX
VPP
VCC
VCC
VSS
VPP
GND
REV. 4.5, JAN. 14, 2003
P/N: PM0158
1
MX27C2100/27C2048
BLOCK DIAGRAM (MX27C2100)
PIN CONFIGURATIONS
PDIP(MX27C2100)
A8
NC
A7
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
1
CE
Q0~Q14
A9
CONTROL
LOGIC
OUTPUT
2
OE
Q15/A-1
A10
A11
A12
A13
A14
A15
A16
BYTE/VPP
GND
Q15/A-1
Q7
A6
3
BUFFERS
BYTE/VPP
A5
4
A4
5
A3
6
A2
7
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Y-DECODER
X-DECODER
Y-SELECT
A1
8
A0
9
CE
GND
OE
Q0
Q8
Q1
Q9
Q2
Q10
Q3
Q11
10
11
12
13
14
15
16
17
18
19
20
A0~A16
2M BIT
CELL
ADDRESS
INPUTS
MAXTRIX
Q14
Q6
Q13
Q5
VCC
GND
Q12
Q4
VCC
PIN DESCRIPTION(MX27C2100)
SYMBOL
A0~A16
Q0~Q14
CE
PIN NAME
Address Input
Data Input/Output
Chip Enable Input
OE
Output Enable Input
Word/Byte Selection
/Program Supply Voltage
Q15(Word mode)/LSB addr. (Byte mode)
Power Supply Pin (+5V)
Ground Pin
BYTE/VPP
Q15/A-1
VCC
GND
TRUTH TABLE OF BYTE FUNCTION(MX27C2100)
BYTE MODE(BYTE = GND)
CE
H
OE
X
Q15/A-1
MODE
Q0-Q7
High Z
High Z
DOUT
SUPPLY CURRENT
Standby(ICC2)
X
Non selected
Non selected
Selected
L
H
X
Operating(ICC1)
Operating(ICC1)
L
L
A-1 input
WORD MODE(BYTE = VCC)
CE
OE
X
Q15/A-1
High Z
High Z
DOUT
MODE
Q0-Q14
High Z
High Z
DOUT
SUPPLY CURRENT
Standby(ICC2)
H
Non selected
Non selected
Selected
L
H
Operating(ICC1)
Operating(ICC1)
L
L
NOTE : X = H or L
P/N: PM0158
REV. 4.5, JAN. 14, 2003
2
MX27C2100/27C2048
VIL(for MX27C2048), OE at VIL, CE at VIH(for
MX27C2100) and VPP at its programming voltage.
FUNCTIONAL DESCRIPTION
THE PROGRAMMING OF THE MX27C2100/2048
AUTO IDENTIFY MODE
When the MX27C2100/2048 is delivered, or it is
erased, the chip has all 2M bits in the "ONE", or HIGH
state. "ZEROs" are loaded into the MX27C2100/2048
through the procedure of programming.
Theautoidentifymodeallowsthereadingoutofabinary
code from an EPROM that will identify its manufacturer
and device type. This mode is intended for use by
programming equipment for the purpose of
automatically matching the device to be programmed
with its corresponding programming algorithm. This
mode is functional in the 25°C ± 5°C ambient
temperature range that is required when programming
the MX27C2100/2048.
Forprogramming, thedatatobeprogrammedisapplied
with 16 bits in parallel to the data pins.
VCCmustbeappliedsimultaneouslyorbeforeVPP,and
removed simultaneously or after VPP. When
programming an MXIC EPROM, a 0.1uF capacitor is
required across VPP and ground to suppress spurious
voltage transients which may damage the device.
To activate this mode, the programming equipment
mustforce12.0±0.5VonaddresslineA9ofthedevice.
Two identifier bytes may then be sequenced from the
device outputs by toggling address line A0 from VIL to
VIH. All other address lines must be held at VIL during
auto identify mode.
FAST PROGRAMMING
Thedeviceissetupinthefastprogrammingmodewhen
the programming voltage VPP = 12.75V is applied, with
VCC = 6.25 V and PGM = VIL(or OE = VIH) (Algorithm
is shown in Figure 1). The programming is achieved by
applying a single TTL low level 100us pulse to the PGM
inputafteraddressesanddatalinearestable. Ifthedata
is not verified, an additional pulse is applied for a
maximum of 25 pulses. This process is repeated while
sequencing through each address of the device. When
the programming mode is completed, the data in all
address is verified at VCC = VPP = 5V ±10%.
Byte 0 ( A0 = VIL) represents the manufacturer code,
andbyte1(A0=VIH), thedeviceidentifiercode. Forthe
MX27C2100/2048, these two identifier bytes are given
intheModeSelectTable. Allidentifiersformanufacturer
and device codes will possess odd parity, with the MSB
(Q15) defined as the parity bit.
READ MODE
The MX27C2100/2048 has two control functions, both
ofwhichmustbelogicallysatisfiedinordertoobtaindata
at the outputs. Chip Enable (CE) is the power control
andshouldbeusedfordeviceselection. OutputEnable
(OE) is the output control and should be used to gate
datatotheoutputpins, independentofdeviceselection.
Assuming that addresses are stable, address access
time(tACC)isequaltothedelayfromCEtooutput(tCE).
DataisavailableattheoutputstOEafterthefallingedge
of OE's, assuming that CE has been LOW and
addresses have been stable for at least tACC - t OE.
PROGRAM INHIBIT MODE
ProgrammingofmultipleMX27C2100/2048'sinparallel
with different data is also easily accomplished by using
theProgramInhibitMode. ExceptforCEandOE,alllike
inputs of the parallel MX27C2100/2048 may be
common. A TTL low-level program pulse applied to an
MX27C2100/2048 CE input with VPP = 12.5 ±0.5 V will
program the MX27C2100/2048. A high-level CE input
inhibits the other MX27C2100/2048s from being
programmed.
WORD-WIDE MODE
PROGRAM VERIFY MODE
With BYTE/VPP at VCC ± 0.2V outputs Q0-7 present
data Q0-7 and outputs Q8-15 present data Q8-15, after
CE and OE are appropriately enabled.
Verification should be performed on the programmed
bits to determine that they were correctly programmed.
The verification should be performed with OE and CE at
P/N: PM0158
REV. 4.5, JAN. 14, 2003
3
MX27C2100/27C2048
BYTE-WIDE MODE
The location of the capacitor should be close to where
the power supply is connected to the array.
With BYTE/VPP at GND ±0.2V, outputs Q8-15 are tri-
stated. IfQ15/A-1=VIH, outputsQ0-7presentdatabits
Q8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits
Q0-7.
STANDBY MODE
The MX27C2100/2048 has a CMOS standby mode
which reduces the maximum VCC current to 100 uA. It
is placed in CMOS standby when CE is at VCC ±0.3 V.
The MX27C2100/2048 also has a TTL-standby mode
which reduces the maximum VCC current to 1.5 mA. It
is placed in TTL-standby when CE is at VIH. When in
standby mode, the outputs are in a high-impedance
state, independent of the OE input.
TWO-LINE OUTPUT CONTROL FUNCTION
To accommodate multiple memory connections, a two-
line control function is provided to allow for:
1. Low memory power dissipation,
2. Assurance that output bus contention will not
occur.
It is recommended that CE be decoded and used as the
primary device-selecting function, while OE be made a
common connection to all devices in the array and
connectedtotheREADlinefromthesystemcontrolbus.
This assures that all deselected memory devices are in
their low-power standby mode and that the output pins
are only active when data is desired from a particular
memory device.
SYSTEM CONSIDERATIONS
During the switch between active and standby
conditions, transient current peaks are produced on the
rising and falling edges of Chip Enable. The magnitude
of these transient current peaks is dependent on the
outputcapacitanceloadingofthedevice. Ataminimum,
a0.1uFceramiccapacitor(highfrequency,lowinherent
inductance) should be used on each device between
Vcc and GND to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM
arrays, a 4.7 uF bulk electrolytic capacitor should be
used between VCC and GND for each eight devices.
P/N: PM0158
REV. 4.5, JAN. 14, 2003
4
MX27C2100/27C2048
MODE SELECT TABLE (MX27C2048)
PINS
MODE
CE
OE
VIL
VIH
X
PGM
VIH
VIH
X
A0
X
A9
X
VPP
VCC
VCC
VCC
VCC
VPP
VPP
VPP
VCC
VCC
OUTPUTS
DOUT
High Z
High Z
High Z
DIN
Read
VIL
Output Disable
Standby (TTL)
Standby (CMOS)
Program
VIL
X
X
VIH
X
X
VCC±0.3V
VIL
X
X
X
X
VIH
VIL
X
VIL
VIH
X
X
X
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
VIL
X
X
DOUT
High Z
00C2H
0122H
VIH
X
X
VIL
VIL
VIL
X
VIL
VIH
VH
VH
VIL
X
NOTES: 1. VH = 12.0 V ±0.5 V
3. A1 - A8 = A10 - A16 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during
programming.
2. X = Either VIH or VIL
MODE SELECT TABLE (MX27C2100)
BYTE/
MODE
CE
OE
VIL
VIL
VIL
VIH
X
A9
X
A0
X
Q15/A-1
Q15 Out
VIH
VPP(5)
VCC
GND
GND
X
Q8-14
Q0-7
Read (Word)
VIL
VIL
VIL
VIL
VIH
VIL
VIH
VIH
VIL
VIL
Q8-14 Out
High Z
High Z
High Z
High Z
Q8-14 In
Q8-14 Out
High Z
00H
Q0-7 Out
Q8-15 Out
Q0-7 Out
High Z
High Z
Q0-7 In
Q0-7 Out
High Z
C2H
Read (Upper Byte)
Read (Lower Byte)
Output Disable
Standby
X
X
X
X
VIL
X
X
High Z
High Z
Q15 In
Q15 Out
High Z
0B
X
X
X
Program
VIH
VIL
VIH
VIL
VIL
X
X
VPP
VPP
VPP
VCC
VCC
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
X
X
X
X
VH
VH
VIL
VIH
0B
01H
8AH
NOTES: 1. VH = 12.0V ±0.5V
4. See DC Programming Characteristics for VPP voltages.
5. BYTE/VPP is intended for operation under DC Voltage
conditions only.
2. X = Either VIH or VIL.
3. A1 - A8, A10 - A16 = VIL(For auto select)
P/N: PM0158
REV. 4.5, JAN. 14, 2003
5
MX27C2100/27C2048
FIGURE 1. FAST PROGRAMMING FLOW CHART
START
ADDRESS = FIRST LOCATION
VCC = 6.25V
VPP = 12.75V
X = 0
PROGRAM ONE 50us PULSE
INCREMENT X
INTERACTIVE
SECTION
YES
X = 25?
NO
FAIL
VERIFY BYTE
?
PASS
NO
LAST ADDRESS
INCREMENT ADDRESS
FAIL
YES
VCC = VPP = 5.25V
VERIFY SECTION
FAIL
DEVICE FAILED
VERIFY ALL BYTES
?
PASS
DEVICE PASSED
P/N: PM0158
REV. 4.5, JAN. 14, 2003
6
MX27C2100/27C2048
SWITCHING TEST CIRCUITS
DEVICE
UNDER
TEST
1.8K ohm
+5V
DIODES = IN3064
CL
OR EQUIVALENT
6.2K ohm
CL = 100 pF including jig capacitance (30pF for MX27C2100/2048-70 and MX27C2048-55)
SWITCHING TEST WAVEFORMS
2.0V
0.8V
2.0V
0.8V
TEST POINTS
AC driving levels
OUTPUT
INPUT
AC TESTING: AC driving levels are 3.0V/0V.
Input pulse rise and fall times are < 10ns.
1.5V
1.5V
TEST POINTS
AC driving levels
OUTPUT
INPUT
AC TESTING: (1) AC driving levels are 3.0V/0V for commercial grade.
Input pulse rise and fall times are < 10ns.
(2) For MX27C2100/2048-70 and MX27C2048-55.
P/N: PM0158
REV. 4.5, JAN. 14, 2003
7
MX27C2100/27C2048
ABSOLUTE MAXIMUM RATINGS
NOTICE:
Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended period may affect reliability.
RATING
VALUE
Ambient Operating Temperature
Storage Temperature
Applied Input Voltage
Applied Output Voltage
VCC to Ground Potential
A9 & Vpp
0oC to 70oC
-65oC to 125oC
-0.5V to 7.0V
-0.5V to VCC + 0.5V
-0.5V to 7.0V
NOTICE:
Specifications contained within the following tables are subject to
change.
-0.5V to 13.5V
DC/AC Operating Conditions for Read Operation
MX27C2048
-55
MX27C2100/2048
-70
-90
-12
-15
Operating Temperature
Vcc Power Supply
Commercial
0°C to 70°C
5V ±10%
0°C to 70°C
5V ±10%
0°C to 70°C
5V ±10%
0°C to 70°C
5V ±10%
0°C to 70°C
5V ±10%
DC CHARACTERISTICS
SYMBOL
VOH
VOL
VIH
PARAMETER
MIN.
MAX.
UNIT
V
CONDITIONS
IOH = -0.4mA
IOL = 2.1mA
Output High Voltage
Output Low Voltage
Input High Voltage
2.4
0.4
V
2.0
-0.3
-10
-10
VCC + 0.5
V
VIL
Input Low Voltage
0.8
10
V
ILI
Input Leakage Current
Output Leakage Current
VCC Power-Down Current
VCC Standby Current
VCC Active Current
VPP Supply Current Read
uA
uA
uA
mA
mA
uA
VIN = 0 to 5.5V
VOUT = 0 to 5.5V
CE = VCC ±0.3V
CE = VIH
ILO
10
ICC3
ICC2
ICC1
IPP
100
1.5
40
CE = VIL, f=5MHz, Iout = 0mA
CE = OE = VIL, VPP = 5.5V
10
CAPACITANCE TA = 25oC, f = 1.0 MHz (Sampled only)
SYMBOL
CIN
PARAMETER
TYP.
8
MAX.
12
UNIT
pF
CONDITIONS
VIN = 0V
Input Capacitance
Output Capacitance
VPP Capacitance
COUT
CVPP
8
12
pF
VOUT = 0V
VPP = 0V
18
25
pF
P/N: PM0158
REV. 4.5, JAN. 14, 2003
8
MX27C2100/27C2048
AC CHARACTERISTICS
2100/2048-55
2100/2048-70
2100/2048-90
SYMBOL PARAMETER
MIN.
MAX.
55
MIN.
MAX.
MIN.
MAX.
90
UNIT CONDITIONS
tACC
tCE
Address to Output Delay
70
70
30
15
ns
ns
ns
ns
CE = OE = VIL
OE = VIL
Chip Enable to Output Delay
Output Enable to Output Delay
OE High to Output Float,
55
90
tOE
tDF
30
40
CE = VIL
0
0
15
0
0
0
0
25
or CE High to Output Float
Output Hold from Address,
CE or OE which ever occurred first
tOH
ns
AC CHARACTERISTICS
2100/2048-12
2100/2048-15
SYMBOL PARAMETER
MIN.
MAX.
MIN.
MAX.
150
150
65
UNIT
ns
CONDITIONS
tACC
tCE
Address to Output Delay
120
120
50
CE = OE = VIL
OE = VIL
Chip Enable to Output Delay
Output Enable to Output Delay
OE High to Output Float,
ns
tOE
tDF
ns
CE = VIL
0
0
35
0
0
50
ns
or CE High to Output Float
Output Hold from Address,
CE or OE which ever occurred first
tOH
ns
AC CHARACTERISTICS
27C2100-70
27C2100-90
27C2100-12
27C2100-15
SYMBOL PARAMETER
MIN. MAX.
MIN. MAX.
MIN. MAX.
MIN. MAX.
UNIT
ns
tBHA
tOHB
tBHZ
tBLZ
BYTE Access Time
70
90
120
150
BYTE Output Hold Time
BYTE Output Delay Time
BYTE Output Set Time
0
0
0
0
ns
70
70
70
70
ns
10
10
10
10
ns
P/N: PM0158
REV. 4.5, JAN. 14, 2003
9
MX27C2100/27C2048
DC PROGRAMMING CHARACTERISTICS TA = 25oC ±5°C
SYMBOL
VOH
VOL
VIH
PARAMETER
MIN.
MAX.
UNIT
V
CONDITIONS
IOH = -0.40mA
IOL = 2.1mA
Output High Voltage
2.4
Output Low Voltage
0.4
V
Input High Voltage
2.0
VCC + 0.5
0.8
V
VIL
Input Low Voltage
-0.3
-10
V
ILI
Input Leakage Current
A9 Auto Select Voltage
VCC Supply Current (Program & Verify)
VPP Supply Current(Program)
Fast Programming Supply Voltage
Fast Programming Voltage
10
uA
V
VIN = 0 to 5.5V
VH
11.5
12.5
50
ICC3
IPP2
VCC1
VPP1
mA
mA
V
30
CE = VIL, OE = VIH
6.00
12.5
6.50
13.0
V
AC PROGRAMMING CHARACTERISTICS TA = 25oC ±5°C
SYMBOL
tAS
PARAMETER
MIN.
2.0
2.0
2.0
0
MAX.
UNIT
us
us
CONDITIONS
Address Setup Time
OE Setup Time
tOES
tDS
Data Setup Time
us
us
us
ns
us
tAH
Address Hold Time
Data Hold Time
tDH
2.0
0
tDFP
tVPS
tPW
Out put Enable to Output Float Delay
VPP Setup Time
130
105
2.0
95
PGM Program Pulse Width
VCC Setup Time
us
us
us
ns
tVCS
tCES
tOE
2.0
2.0
CE Setup Time
Data valid from OE
150
P/N: PM0158
REV. 4.5, JAN. 14, 2003
10
MX27C2100/27C2048
WAVEFORMS(MX27C2048)
READ CYCLE (WORD MODE)
ADDRESS
INPUTS
DATA ADDRESS
tACC
CE
OE
tCE
tDF
DATA
OUT
VALID DATA
tOE
tOH
FAST PROGRAMMING ALGORITHM WAVEFORM
PROGRAM
PROGRAM VERIFY
VIH
Addresses
VIL
tAH
tAS
Hi-z
DATA OUT VALID
DATA
VPP
DATA IN STABLE
tDFP
tDS
tDH
VPP1
VCC
tVPS
tVCS
VCC1
VCC
VCC
CE
VIH
VIL
tCES
VIH
VIL
PGM
OE
tOE
Max
tOES
tPW
VIH
VIL
P/N: PM0158
REV. 4.5, JAN. 14, 2003
11
MX27C2100/27C2048
WAVEFORMS(MX27C2100)
READ CYCLE (BYTE MODE)
HIGH-Z
HIGH-Z
A-1
tACC
tOH
BYTE/VPP
Q0-Q7
VALID DATA
VALID DATA
VALID DATA
tBHA
tOHB
Q15-Q8
tBHZ
tBLZ
FAST PROGRAMMING ALGORITHM WAVEFORM
PROGRAM
VERIFY
VIH
Addresses
VALID ADDRESS
VIL
tAH
tAS
DATA OUT VALID
DATA SET
DATA
tDFP
tDS
tDH
VPP1
VCC
BYTE/VPP
tVPS
tVCS
VCC1
VCC
VCC
CE
VIH
VIL
tOE
tOES
tPW
VIH
VIL
OE
P/N: PM0158
REV. 4.5, JAN. 14, 2003
12
MX27C2100/27C2048
ORDERING INFORMATION
PLASTIC PACKAGE
PART NO.
ACCESS TIME
OPERATING CURRENT STANDBY CURRENT PACKAGE
(ns)
70
MAX.(mA)
MAX.(uA)
100
MX27C2100PC-70
MX27C2100PC-90
MX27C2100PC-12
MX27C2100PC-15
MX27C2048PC-55
MX27C2048PC-70
MX27C2048PC-90
MX27C2048PC-12
MX27C2048PC-15
MX27C2048QC-55
MX27C2048QC-70
MX27C2048QC-90
MX27C2048QC-12
MX27C2048QC-15
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40 Pin DIP(ROM pin out)
40 Pin DIP(ROM pin out)
40 Pin DIP(ROM pin out)
40 Pin DIP(ROM pin out)
40 Pin DIP(JEDEC pin out)
40 Pin DIP(JEDEC pin out)
40 Pin DIP(JEDEC pin out)
40 Pin DIP(JEDEC pin out)
40 Pin DIP(JEDEC pin out)
44 Pin PLCC
90
100
120
150
55
100
100
100
70
100
90
100
120
150
55
100
100
100
70
100
44 Pin PLCC
90
100
44 Pin PLCC
120
150
100
44 Pin PLCC
100
44 Pin PLCC
P/N: PM0158
REV. 4.5, JAN. 14, 2003
13
MX27C2100/27C2048
PACKAGE INFORMATION
P/N: PM0158
REV. 4.5, JAN. 14, 2003
14
MX27C2100/27C2048
P/N: PM0158
REV. 4.5, JAN. 14, 2003
15
MX27C2100/27C2048
REVISION HISTORY
Revision No. Description
Page
Date
3.0
SWITCHING TEST WAVEFORMS: For 90/120/150ns, the AC
10/23/1996
driving level are revised from 2.4V/0.4V to 3.0V/0V.
1)Eliminate Interactive Programming Mode.
2)40-CDIP package quartz len, change to square shape.
IPP : 100uA----> 10uA
Cancel Ceramic DIP package type
Cancel "Ultraviolet Erasable" wording in General Description
To modify Package Information
To modify Package Information
1. To remove 10 x 14mm 40-TSOP package type.
2. To modify 40-PDIP package information
4.0
6/13/1997
8/8/1997
4.1
4.2
4.3
P1,2,3,13,14 MAR/01/2000
P1
AUG/22/2001
P14~16
P14~16
P1,13,16
P14
4.4
4.5
NOV/19/2002
JAN/14/2003
P/N: PM0158
REV. 4.5, JAN. 14, 2003
16
MX27C2100/27C2048
MACRONIX INTERNATIONAL CO., LTD.
HEADQUARTERS:
TEL:+886-3-578-6688
FAX:+886-3-563-2888
EUROPE OFFICE:
TEL:+32-2-456-8020
FAX:+32-2-456-8021
JAPAN OFFICE:
TEL:+81-44-246-9100
FAX:+81-44-246-9105
SINGAPORE OFFICE:
TEL:+65-348-8385
FAX:+65-348-8096
TAIPEI OFFICE:
TEL:+886-2-2509-3300
FAX:+886-2-2509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-453-8088
FAX:+1-408-453-8488
CHICAGO OFFICE:
TEL:+1-847-963-1900
FAX:+1-847-963-1909
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明