23C8111-90 [Macronix]
8M-BIT MASK ROM (8/16 BIT OUTPUT); 8M - BIT MASK ROM ( 8/16位输出)型号: | 23C8111-90 |
厂家: | MACRONIX INTERNATIONAL |
描述: | 8M-BIT MASK ROM (8/16 BIT OUTPUT) |
文件: | 总8页 (文件大小:327K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
MX23C8111
8M-BIT MASK ROM (8/16 BIT OUTPUT)
FEATURES
ORDER INFORMATION
• Bit organization
- 1M x 8 (byte mode)
- 512K x 16 (word mode)
• Fast access time
- Random access: 90ns (max.)
- Page access: 50ns (max.)
• Current
- Operating: 60mA
- Standby: 100uA
• Supply voltage
Part No.
Access Page Access Package
Time
Time
50ns
50ns
60ns
50ns
60ns
MX23C8111MC-90 90ns
MX23C8111MC-10 100ns
MX23C8111MC-12 120ns
MX23C8111PC-10 100ns
MX23C8111PC-12 120ns
44 pin SOP
44 pin SOP
44 pin SOP
42 pin PDIP
42 pin PDIP
- 5V±10%
• Package
- 44 pin SOP (500mil)
- 42 pin PDIP (600mil)
PIN DESCRIPTION
PIN CONFIGURATION
42 PDIP
44 SOP
Symbol
A0~A18
D0~D7
CE
Pin Function
Address Inputs
NC
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
A8
A9
A18
A17
A7
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
1
NC
A8
2
2
A18
Data Outputs
3
4
A9
A17
A7
3
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
A6
4
Chip Enable Input
Output Enable Input
Power Supply Pin
Ground Pin
5
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A1
D7
D14
D6
D13
D5
D12
D4
VCC
A6
A5
5
6
OE
A5
A4
6
7
A4
A3
7
VCC
8
A3
A2
8
9
A2
A1
9
VSS
10
11
12
13
14
15
16
17
18
19
20
21
22
A1
A0
A0
10
11
12
13
14
15
16
17
18
19
20
21
NC
No Connection
CE
VSS
OE
D0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
D14
D6
D8
D1
D13
D5
D9
D2
D12
D4
D10
D3
VCC
D11
MODE SELECTION
CE
H
L
OE
X
Byte
X
D15/A-1
X
D0~D7
D8~D15
Mode
-
Power
Stand-by
Active
Active
Active
High Z
High Z
D0~D7
D0~D7
High Z
High Z
D8~D15
High Z
H
L
X
X
-
L
H
Output
Input
Word
Byte
L
L
L
P/N:PM0171
REV. 2.6, JUL. 29, 2003
1
MX23C8111
BLOCK DIAGRAM
A0/(A-1)
A2
A3
D0
Address
Buffer
Memory
Array
Page
Page
Word/
Byte
Output
Buffer
Buffer
Decoder
D15/(D7)
A18
CE
BYTE
OE
ABSOLUTE MAXIMUM RATINGS
Item
Symbol
VCC
VI
Ratings
Voltage on any Pin Relative to VSS
Input Voltage
-0.3V to 7.0V
-0.3V to VCC + 0.5V
-0.3V to VCC + 0.5V
0°C to 70°C
Output Voltage
VO
Ambient OperatingTemperature
Storage Temperature
Topr
Tstg
-65°C to 125°C
DC CHARACTERISTICS (Ta = 0°C ~ 70° C, VCC = 5V±10%)
Item
Symbol
VOH
VOL
MIN.
MAX.
-
Conditions
IOH = -1.0mA
IOL = 2.1mA
Output High Voltage
Output Low Voltage
Input High Voltage
Input Low Voltage
Input Leakage Current
Output Leakage Current
Operating Current
Standby Current (TTL)
Standby Current (CMOS)
Input Capacitance
Output Capacitance
2.4V
-
0.4V
VIH
2.2V
VCC+0.3V
0.8V
VIL
-0.3V
ILI
-
-
-
-
-
-
-
10uA
10uA
60mA
1mA
0V, VCC
0V, VCC
ILO
ICC1
ISTB1
ISTB2
CIN
f=10MHz, all output open
CE=VIH
100uA
10pF
10pF
CE> VCC - 0.2V
Ta = 25° C, f = 1MHZ
Ta = 25° C, f = 1MHZ
COUT
P/N:PM0171
REV. 2.6, JUL. 29, 2003
2
MX23C8111
AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 5V±10%)
Item
Symbol
23C8111-90
MIN. MAX.
23C8111-10
23C8111-12
MIN.
MAX.
-
MIN.
MAX.
Read CycleTime
tRC
tAA
tACE
tPA
90ns
-
100ns
120ns
-
Address Access Time
Chip Enable Access Time
Page Mode Access Time
Output EnableTime
-
90ns
90ns
50ns
50ns
-
-
100ns
100ns
50ns
50ns
-
-
120ns
120ns
60ns
60ns
-
-
-
-
-
-
-
tOE
tOH
tHZ
-
-
-
Output Hold After Address
Output High Z Delay
0ns
-
0ns
-
0ns
-
20ns
20ns
20ns
Note:Output high-impedance delay (tHZ) is measured
from OE or CE going high, and this parameter guaran-
teed by design over the full voltage and temperature op-
erating range - not tested.
AC Test Conditions
Input Pulse Levels
0.4V~2.7V for 90ns and 100ns
speed grade
IOH (load)=-1mA
0.4V~2.4V for 120ns speed
grade
DOUT
Input Rise and Fall Times 10ns
IOL (load)=2.1mA
C<100pF
Input Timing Level
OutputTiming Level
Output Load
1.5V
0.8V and 2.0V
See Figure
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
P/N:PM0171
REV. 2.6, JUL. 29, 2003
3
MX23C8111
TIMING DIAGRAM
AccessTiming (Normal Access)
ADD
ADD
ADD
ADD
tRC
tACE
CE
OE
tOE
tHZ
tOH
tAA
VALID
VALID
VALID
DATA
Page Read
A3-A18
VALID ADD
2'nd ADD
tPA
3'rd ADD
(A-1),A0,A1,A2
DATA
1'st ADD
tAA
VALID
VALID
VALID
Note: CE, OE are enable.
Page size is 8 words in 16-bit mode, 16 bytes in 8-bit mode.
P/N:PM0171
REV. 2.6, JUL. 29, 2003
4
MX23C8111
PACKAGE INFORMATION
P/N:PM0171
REV. 2.6, JUL. 29, 2003
5
MX23C8111
P/N:PM0171
REV. 2.6, JUL. 29, 2003
6
MX23C8111
REVISION HISTORY
REVISION
2.1
2.2
2.3
2.4
DESCRIPTION
PAGE
P3
P5,6
P5,6
P5
DATE
AC Characteristics: tOH--10ns --> 0ns
Modify Package Information
Modify Package Information
Modify 42-PDIP Package Information
Removed access time: 95ns
Added access time:90ns
JAN/29/1999
NOV/22/2001
NOV/21/2002
JUN/19/2003
JUL/01/2003
JUL/29/2003
2.5
2.6
P1,3
P1,3
P/N:PM0171
REV. 2.6, JUL. 29, 2003
7
MX23C8111
MACRONIX INTERNATIONALCO., LTD .
Headquarters:
TEL:+886-3-578-6688
FAX:+886-3-563-2888
Europe Office :
TEL:+32-2-456-8020
FAX:+32-2-456-8021
Hong Kong Office :
TEL:+86-755-834-335-79
FAX:+86-755-834-380-78
Japan Office :
Kawasaki Office :
TEL:+81-44-246-9100
FAX:+81-44-246-9105
Osaka Office :
TEL:+81-6-4807-5460
FAX:+81-6-4807-5461
Singapore Office :
TEL:+65-6346-5505
FAX:+65-6348-8096
Taipei Office :
TEL:+886-2-2509-3300
FAX:+886-2-2509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-262-8887
FAX:+1-408-262-8810
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
相关型号:
©2020 ICPDF网 联系我们和版权申明