LPR2430ERA [MURATA]
High Power 802.15.4 Module with Chip Antenna;
| 型号： | LPR2430ERA |
| 厂家： | 
muRata |
| 描述： | High Power 802.15.4 Module with Chip Antenna |
| 文件： | 总5页 (文件大小：427K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DEVELOPMENT KIT
(Info Click here)
LPR2430ERA
• 2.4 GHz Spread Spectrum Transceiver Module
• Small Size, Light Weight, Built-In Antenna
• Sleep Current less than 3 µA
High Power
802.15.4 Module
with Chip
• FCC, Canadian IC and ETSI Certified for Unlicensed Operation
The LPR2430ERA 2.4 GHz transceiver module is a low cost, high-power solution for
peer-to-peer, point-to-point and point-to-multipoint wireless designs. LPR2430ERA
modules provide the flexibility and versatility to serve applications ranging from cable
replacements to sensor networks. Based on the IEEE 802.15.4 wireless standard,
the LPR2430ERA module is easy to integrate, requires no external antenna, and pro-
vides robust wireless communications in applications where mesh network operation
is not required. The LPR2430ERA includes CNL V2.0 Network Layer firmware which
features a flexible and simple-to-use Application Programming Interface.
Antenna
LPR2430ERA Absolute Maximum Ratings
Rating
Value
Units
V
All Input/Output Pins
-0.3 to +6.0
-40 to +85
Shown with Shield Removed
Non-Operating Ambient Temperature Range
oC
LPR2430ERA Electrical Characteristics
Characteristic
Operating Frequency Range
Sym
Notes
Minimum
Typical
Maximum
2475
Units
MHz
kHz
2405
-300
Operating Frequency Tolerance
Spread Spectrum Method
300
Direct Sequence
Modulation Type
O-QPSK
15
Number of RF Channels
RF Data Transmission Rate
250
kb/s
ppm
MHz
dBm
dB
Symbol Rate Tolerance
120
RF Channel Spacing
5
Receiver Sensitivity, 10E-5 BER
Upper Adjacent Channel Rejection, +5 MHz
Lower Adjacent Channel Rejection, -5 MHz
Upper Alternate Channel Rejection, +10 MHz
Lower Alternate Channel Rejection, -10 MHz
Maximum RF Transmit Power
Transmit Power Adjustment
-95
41
30
55
53
18
dB
dB
dB
dBm
dB
20
Optimum Antenna Impedance
50
W
www.RFM.com E-mail: info@rfm.com
©2009 by RF Monolithics, Inc.
Page 1 of 5
LPR2430ERA - 06/19/09
LPR2430ERA Electrical Characteristics
Characteristic
ADC Input Range
Sym
Notes
Minimum
Typical
Maximum
Units
V
0
3.3
ADC Input Resolution
11
bits
MW
bits
ADC Input Impedance
55
8
PWM Output Resolution*
16
1.2, 2.4, 4.8, 9.6 (default), 19.2,
28.8, 38.4, 57.6, 76.8, 115.2
UART Baud Rates
kb/s
Digital I/O:
Logic Low Input Level
Logic High Input Level
-0.3
2.8
20
0.5
3.6
V
V
Logic Input Internal Pull-up/Pull-down Resistor
KW
mA
Vdc
mVP-P
mA
mA
µA
GPIO3 Logic Low Sink Current
Power Supply Voltage Range
20
+5.5
10
VCC
+3.3
Power Supply Voltage Ripple
Receive Mode Current
33
Transmit Mode Current
Sleep Mode Current
130
3
Operating Temperature Range
-40
85
oC
*PWM0 has 8-bit resolution, PWM1 has 16-bit resolution. Built-in PWM output filters suppress ripple to 7 bits. Additional filtering
can be added externally.
CAUTION: Electrostatic Sensitive Device. Observe precautions when handling.
www.RFM.com E-mail: info@rfm.com
©2009 by RF Monolithics, Inc.
Page 2 of 5
LPR2430ERA - 06/19/09
L
P
R
2
4
3
0
E
R
A
B
l
o
c
k
D
i
a
g
r
a
m
+
3
.
3
V
G
A
L
G
R
N
P
D
3
2
.
7
6
8
k
H
z
3
2
M
H
z
1
3
C
T
I
V
I
T
Y
2
S
w
i
t
c
h
I
N
K
I
O
0
(
A
D
X
C
_
R
E
F
)
4
P
W
R
A
A
D
D
I
I
O
_
_
T
R
D
5
6
7
8
9
R
/
O
T
T
0
X
D
T
X / R X
C o m b i n e r
T
/
R
F
i
l
t
e
r
T
/
R
C
C
2
4
3
0 2 . 1 5 . 4
0
H
H
O
O
S
S
_
_
C
R
T
T
S
S
(
G
P
I
O
O
4
)
R
F
I
O
8
/
(
G
P
I
5
)
R
a d i o a n d
i c r o c o n t r o l l e r
P
R
E
M
F
i
l
t
e
r
P
G
W
M
2
8
P
I
I
I
O
O
O
2
1
3
(
P
W
M
1
)
1
1
1
1
1
1
0
1
2
3
4
5
G
G
P
P
3
0
(
R
S
P
4
I
8
5
_
E
N
)
P
W
C
M
1
(
G
O
2
)
F
i
l
t
e
r
R
e
g
V
G
C
N
D
+
3
.
3
V
1
6
1
7
1
8
1
9
2
0
2
1
2
2
2
3
2
4
2
5
2
6
2
7
Figure 1
LPR2430ERA Hardware
LPR2430ERA Firmware
The major hardware component of the LPR2430ERA is
the CC2430 IEEE 802.15.4 compatible transceiver with
integrated 8051 microcontroller. The LPR2430ERA op-
erates in the frequency band of 2405 to 2475 MHz at a
nominal output power of 63 mW.
The main firmware components in the LPR2430ERA
include the 802.15.4 Media Access Control (MAC) layer
and the CNL V2.0 Networking Layer. CNL V2.0 sup-
ports up to 63 remotes. Network topologies include
point-to-point, point-to-multipoint and peer-to-peer. CNL
employs one-hop relay forwarding to mitigate network
transmission problems such as multipath fading. CNL
includes provisions for low-power sleep mode operation
with periodic wakeup and report. The CNL Application
Programming Interface (API) provides an easy-to-use,
flexible set of application commands and functions.
The API includes support for send/receive serial data,
read/write GPIO, read ADC inputs, write PWM outputs
and module configuration services. In addition, CNL
supports analog and digital I/O binding, which maps an
ADC measurement and the states of two digital inputs
on one LPR2430ERA to a PWM output and two digital
outputs on another LPR2430ERA. See the LPR2430
Series Integration Guide for complete details of the
CNL API.
The LPR2430ERA includes a low noise preamplifier in
the receiver path and a power amplifier in the transmit-
ter path, greatly increasing the operating range of the
CC2430. Two crystals are provided to operate the
CC2430, a 32 MHz crystal for normal operation and a
32.768 kHz crystal for precision sleep mode operation.
The LPR2430ERA provides a variety of application
hardware interfaces including a UART interface, three
11-bit ADC inputs, two PWM (DAC) outputs, and six
general purpose digital I/O ports.
www.RFM.com E-mail: info@rfm.com
©2009 by RF Monolithics, Inc.
Page 3 of 5
LPR2430ERA - 06/19/09
LPR2430ERA I/O Pad Descriptions
Pin
1
Name
GND
I/O
-
Description
Power supply and signal ground. Connect to the host circuit board ground.
RF activity indicator. Output pulses high when a packet is sent or received.
Link indicator. Output is high when the radio has successfully joined a network.
2
ACTIVITY
LINK
O
O
3
GPIO0
Configurable digital I/O port 0. When configured as an output, the power-on state is also configurable. This pin can also
be configured as a reference voltage input for the ADCs, 0 to 3.3 V, 1.25 V typical.
4
I/O
(ADC_REF)
5
6
RADIO_TXD
RADIO_RXD
O
I
Serial data output (UART) from the radio to the host.
Serial data input (UART) from the host to the radio.
Configurable digital I/O port 4. When configured as an output, the power-on state is also configurable. Also configurable
as UART flow control output. The LPR2430 sets this line low to indicate it is ready to accept data from the host on the
RADIO_RXD input. When the LPR2430 sets this line high, the host must stop sending data. The default state is GPIO4.
GPIO4
7
8
I/O
I/O
(/HOST_CTS )
Configurable digital I/O port 5. When configured as an output, the power-on state is also configurable. Also configurable
as UART flow control input. The host sets this line low to allow data to flow from the RADIO_TXD pin. When the host sets
this line high, the LPR2430 will stop sending data to the host. The default state is GPIO5.
GPIO5
(/HOST_RTS)
9
PWM0
O
Pulse-width modulated output 0 with internal low-pass filter. Provides a DAC function, 0 to 3.3 V.
GPIO2
Configurable digital I/O port 2. When configured as an output, the power-on state is also configurable. This pin is con-
nected to the input of the low-pass filter driving Pin 13, and is also configurable as a PWM output.
10
11
I/O
I/O
(PWM1)
GPIO1
Configurable digital I/O port 1. When configured as an output, the power-on state is also configurable.
Configurable digital I/O port 3. When configured as an output, this high current port can sink up to 20 mA. The power-on
output state is also configurable. Can also be configured as active low transmit enable for controlling an RS485 or other
half-duplex bus driver.
GPIO3
12
13
I/O
O
(RS485_EN)
PWM1
GPIO2 (Pin 10) drives this pin through a low-pass filter. Provides a DAC function when GPIO2 is configured as a PWM
output.
(GPIO2)
14
15
16
VCC
GND
GND
I
-
-
Power supply input, +3.3 to +5.5 Vdc.
Power supply and signal grounds. Connect to the host circuit board ground.
Power supply and signal grounds. Connect to the host circuit board ground.
Active low module hardware reset. Hold this input low when the power supply input is less than 3.3 Vdc. The module firm-
ware boots up and will accept commands about 3 seconds after this input goes high.
17
18
/RESET
ADC0
I
I
11-bit ADC input 0. ADC full scale reading can be referenced to the module’s +3.3 V regulated supply, the ADC’s internal
+2.5 V reference, or ADC_REF (Pin 4).
19
20
21
22
23
24
25
26
27
28
29
30
ADC1
RSVD
RSVD
RSVD
RSVD
ADC2
ADC_VDD
NC
I
-
ADC input 1. Same configuration options as ADC0.
Reserved pin. Leave unconnected.
-
Reserved pin. Leave unconnected.
-
Reserved pin. Leave unconnected.
-
Reserved pin. Leave unconnected.
I
ADC input 2. Same configuration options as ADC0.
O
-
Module’s +3.3 V regulated supply, used for ratiometric ADC readings. Current drain should be less than 5 mA.
No connection.
NC
-
No connection.
GND
-
RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.
No connection.
NC
-
GND
-
RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.
www.RFM.com E-mail: info@rfm.com
©2009 by RF Monolithics, Inc.
Page 4 of 5
LPR2430ERA - 06/19/09
L
P
R
2
4
3
0
E
R
A
O
u
t
l
i
n
e
a
n
d
M
o
u
n
t
i
n
g
D
i
m
e
n
s
i
o
n
s
1
.
1
5
0
.
3
0
0
.
0
4
0
.
0
5
1
5
1
0
.
0
3
T
o
p
V
i
e
w
1
6
3
0
0
.
1
2
0
.
1
1
D
i
m
e
n
s
i
o
n
s
i
n
i
n
c
h
e
s
Figure 2
Reflow Profile
An example solder reflow profile for mounting the radio module on its host circuit board is shown in Figure 3.
Figure 3
Note: Specifications subject to change without notice.
Part # M-2430-0005, Rev A
www.RFM.com E-mail: info@rfm.com
©2009 by RF Monolithics, Inc.
Page 5 of 5
LPR2430ERA - 06/19/09
相关型号：
©2020 ICPDF网 联系我们和版权申明