MP8726EL-LF-Z
更新时间:2024-09-18 18:23:29
品牌:MPS
描述:Switching Regulator, Current-mode, 575kHz Switching Freq-Max, PDSO14, QFN-14
MP8726EL-LF-Z 概述
Switching Regulator, Current-mode, 575kHz Switching Freq-Max, PDSO14, QFN-14 开关式稳压器或控制器
MP8726EL-LF-Z 规格参数
是否无铅: | 不含铅 | 是否Rohs认证: | 符合 |
生命周期: | Not Recommended | 零件包装代码: | SON |
包装说明: | HVSON, | 针数: | 14 |
Reach Compliance Code: | compliant | ECCN代码: | EAR99 |
HTS代码: | 8542.39.00.01 | Factory Lead Time: | 8 weeks |
风险等级: | 7.63 | 其他特性: | OUTPUT ADJUSTABLE DOWN TO 0.8V |
模拟集成电路 - 其他类型: | SWITCHING REGULATOR | 控制模式: | CURRENT-MODE |
控制技术: | PULSE WIDTH MODULATION | 最大输入电压: | 21 V |
最小输入电压: | 4.5 V | 标称输入电压: | 12 V |
JESD-30 代码: | R-PDSO-N14 | JESD-609代码: | e3 |
长度: | 4 mm | 湿度敏感等级: | 1 |
功能数量: | 1 | 端子数量: | 14 |
最高工作温度: | 85 °C | 最低工作温度: | -20 °C |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | HVSON |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE |
峰值回流温度(摄氏度): | 260 | 认证状态: | Not Qualified |
座面最大高度: | 1 mm | 表面贴装: | YES |
切换器配置: | BUCK | 最大切换频率: | 575 kHz |
温度等级: | OTHER | 端子面层: | Matte Tin (Sn) |
端子形式: | NO LEAD | 端子节距: | 0.5 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 40 |
宽度: | 3 mm | Base Number Matches: | 1 |
MP8726EL-LF-Z 数据手册
通过下载MP8726EL-LF-Z数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载MP8726
21V, 6A Peak Current, 500kHz
Synchronous Step-down Converter
The Future of Analog IC Technology
DESCRIPTION
FEATURES
The MP8726 is a high frequency synchronous
rectified step-down switch mode converter with
built in internal power MOSFETs. It offers a
very compact solution to achieve 6A peak
output current over a wide input supply range
with excellent load and line regulation. The
MP8726 operates at high efficiency over a wide
output current load range.
•
•
•
•
Wide 4.5V to 21V Operating Input Range
6A Peak Output Current
Low RDS(ON) Internal Power MOSFETs
Proprietary Switching Loss Reduction
Technique
Fixed 500kHz Switching Frequency
Sync from 300kHz to 2MHz External Clock
Internal Compensation
OCP Protection and Thermal Shutdown
Output Adjustable from 0.8V
•
•
•
•
•
•
Current mode operation provides fast transient
response and eases loop stabilization.
Available in 14-pin QFN3x4 Package
Full protection features include OCP and thermal
shut down.
APPLICATIONS
The MP8726 requires a minimum number of
readily available standard external components
and is available in a space saving 3mm x 4mm
14-pin QFN package.
•
•
•
•
•
•
Notebook Systems and I/O Power
Networking Systems
Digital Set Top Boxes
Personal Video Recorders
Flat Panel Television and Monitors
Distributed Power Systems
“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of
Monolithic Power Systems, Inc.
TYPICAL APPLICATION (FOR NOTEBOOK)
Efficiency
V
=1.2V
OUT
100
90
80
70
60
50
40
30
20
10
0
V
=12V
IN
V
=5V
IN
V
=21V
IN
0
1
2
3
4
5
6
OUTPUT CURRENT (A)
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
1
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
ORDERING INFORMATION
Part Number*
MP8726EL
Package
3x4 QFN14
Top Marking
Free Air Temperature (TA)
-20°C to +85°C
8726
* For Tape & Reel, add suffix –Z (e.g. MP8726EL–Z).
For RoHS compliant packaging, add suffix –LF (e.g. MP8726EL–LF–Z)
PACKAGE REFERENCE
TOP VIEW
PIN 1 ID
IN
SW
1
2
3
4
5
6
7
14 AGND
13 GND
12 GND
11 VCC
SW
SW
SW
NC
PG
FB
10
9
BST
EN/SYNC
8
EXPOSED PAD
ON BACKSIDE
Thermal Resistance (4)
3x4 QFN14 .............................48...... 11... °C/W
θJA
θJC
ABSOLUTE MAXIMUM RATINGS (1)
Supply Voltage VIN ....................................... 22V
V
V
SW..........................-0.3V (-5V for<10ns) to 23V
BS .......................................................VSW + 6V
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ(MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD(MAX)=(TJ(MAX)-
TA)/θJA. Exceeding the maximum allowable power dissipation
will cause excessive die temperature, and the regulator will go
into thermal shutdown. Internal thermal shutdown circuitry
protects the device from permanent damage.
All Other Pins..................................-0.3V to +6V
Operating Temperature.............. -20°C to +85°C
Continuous Power Dissipation (TA = +25°C)
............................................................. 2.6W
Junction Temperature...............................150°C
Lead Temperature ....................................260°C
Storage Temperature............... -65°C to +150°C
(2)
3) The device is not guaranteed to function outside of its
operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
Recommended Operating Conditions (3)
Supply Voltage VIN ...........................4.5V to 21V
Operating Junct.Temp (TJ)....... -20°C to +125°C
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
2
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25°C, unless otherwise noted.
Parameters
Symbol
IIN
Condition
Min
Typ
0
Max
Units
µA
Supply Current (Shutdown)
Supply Current (Quiescent)
HS Switch On Resistance
LS Switch On Resistance
VEN = 0V
Iq
VEN = 2V, VFB = 1V
0.7
120
20
mA
HSRDS-ON
LSRDS-ON
mΩ
mΩ
VEN = 0V, VSW = 0V or
12V
Switch Leakage
SWLKG
0
10
µA
Current Limit
ILIMIT
FSW
7
A
kHz
fSW
%
Oscillator Frequency
Fold-back Frequency
Maximum Duty Cycle
Sync Frequency Range
Feedback Voltage
VFB = 0.75V
VFB = 300mV
VFB = 700mV
425
500
0.25
90
575
FFB
DMAX
FSYNC
VFB
85
0.3
789
2
MHz
mV
nA
V
805
10
1.3
0.4
2
821
50
Feedback Current
IFB
VFB = 800mV
VEN = 2V
EN Rising Threshold
EN Threshold Hysteresis
VEN_RISING
VEN_HYS
1.1
1.6
V
µA
EN Input Current
IEN
VEN = 0V
0
EN Turn Off Delay
ENTd-Off
PGVth-Hi
PGVth-Lo
PGTd
5
µs
VFB
VFB
µs
Power Good Rising Threshold
Power Good Falling Threshold
Power Good Delay
0.9
0.7
20
Power Good Sink Current
Capability
VPG
Sink 4mA
0.4
10
V
nA
V
Power Good Leakage Current
IPG_LEAK
INUVVth
VPG = 3.3V
VIN Under Voltage Lockout
Threshold Rising
3.8
4.0
4.2
VIN Under Voltage Lockout
Threshold Hysteresis
INUVHYS
VCC
880
mV
VCC Regulator
5
5
V
%
VCC Load Regulation
Soft-Start Period
Thermal Shutdown
Icc=5mA
2
4
6.5
ms
°C
TSD
150
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
3
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
PIN FUNCTIONS
Pin #
Name
Description
Supply Voltage. The MP8726 operates from a +4.5V to +21V input rail. C1 is
needed to decouple the input rail. Use wide PCB traces and multiple vias to make
the connection.
1
IN
2,3,4,5
6
SW
Switch Output. Use wide PCB traces and multiple vias to make the connection.
Bootstrap. A capacitor connected between SW and BS pins is required to form a
floating supply across the high-side switch driver.
BST
EN=1 to enable the chip. External clock can be applied to EN pin for changing
7
EN/SYNC switching frequency. For automatic start-up, connect EN pin to VIN by proper EN
resistor divider as Figure 2 shows.
Feedback. An external resistor divider from the output to GND, tapped to the FB
pin, sets the output voltage. To prevent current limit run away during a short circuit
fault condition the frequency fold-back comparator lowers the oscillator frequency
when the FB voltage is below 500mV.
8
9
FB
Power Good Output, the output of this pin is open drain. Power good threshold is
90% low to high and 70% high to low of regulation value.
PG
10,
No Internal Connection. Connect exposed pad to ground plane for optional
performance.
NC
Exposed Pad
Bias Supply. Decouple with 0.1µF~0.22µF cap. And the capacitance should be no
more than 0.22µF.
11
12,13
14
VCC
System Ground. This pin is the reference ground of the regulated output voltage.
For this reason care must be taken in PCB layout.
GND
Signal Ground. AGND is not internally connected to System Ground, make sure
AGND connected to system Ground in PCB layout.
AGND
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
4
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 12V, VOUT = 1.2V, L = 1.8µH, TA = +25ºC, unless otherwise noted.
Enable Supply Current
vs Input Voltage
Disable Supply Current
vs Input Voltage
VCC Regulator Line Regulation
1000
950
900
850
800
750
700
650
600
550
0.2
0.15
0.1
6
5.5
5
0.05
0
4.5
4
-0.05
-0.1
-0.15
-0.2
V
=0V
20
EN
V
=1V
FB
3.5
0
5
10
15
20
25
0
5
10
15
25
0
5
10
15
20
25
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
Operating Range
Load Regulation
Line Regulation
0.5
0.3
0.3
0.2
0.1
100
10
1
V
=21V
IN
I
=0A
O
Dmax Limit
0
0.1
V
=12V
IN
-0.1
-0.2
-0.3
-0.4
-0.5
I
=3A
O
-0.1
-0.3
-0.5
Minimum on time
V
=5V
5
IN
I
=6A
O
0.1
0
5
10
15
20
25
0
5
10
15
20
25
0
1
2
3
4
6
OUTPUT CURRENT (A)
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
Case Temperature Rise
vs Output Current
60
50
40
30
20
10
0
0
1
2
3
4
5
6
7
OUTPUT CURRENT (A)
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
5
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 12V, VOUT = 1.2V, L = 1.8µH, TA = +25ºC, unless otherwise noted.
Efficiency
Efficiency
V
=1.2V
V
=1.8V
OUT
OUT
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
V
=12V
IN
V
=12V
IN
V
=5V
IN
V
=5V
IN
V
=21V
IN
V
=21V
IN
0
1
2
3
4
5
6
0
1
2
3
4
5
6
OUTPUT CURRENT (A)
OUTPUT CURRENT (A)
Efficiency
Efficiency
V
=2.5V
OUT
V
=3.3V
OUT
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
V
=12V
IN
V
=12V
IN
V
=5V
V
=5V
IN
IN
V
=21V
V
=21V
IN
IN
0
1
2
3
4
5
6
0
1
2
3
4
5
6
OUTPUT CURRENT (A)
OUTPUT CURRENT (A)
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
6
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 12V, VOUT = 1.2V, L = 1.8µH, TA = +25ºC, unless otherwise noted.
Power up
Power up
Enable Startup
without Load
without Load
with 6A Load
V
V
OUT
V
OUT
1V/div
OUT
1V/div
1V/div
V
V
SW
SW
V
SW
5V/div
5V/div
5V/div
V
V
EN
IN
V
IN
5V/div
10V/div
10V/div
INDUCTOR
5A/div
I
I
I
INDUCTOR
5A/div
INDUCTOR
5A/div
2ms/div
2ms/div
2ms/div
Enable Startup
with 6A Load
Output Ripple Voltage
IOUT=6A
Input Ripple Voltage
IOUT=6A
V
OUT/AC
V
OUT
1V/div
20mV/div
V
IN/AC
100mV/div
V
SW
5V/div
V
SW
5V/div
V
EN
5V/div
I
V
INDUCTOR
5A/div
SW
I
INDUCTOR
5A/div
5V/div
2ms/div
1us/div
1us/div
Load Transient Response
IOUT=3A-6A
VOUT/AC
200mV/div
I
OUT
2A/div
400us/div
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
7
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
BLOCK DIAGRAM
Figure 1—Function Block Diagram
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
8
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
OPERATION
The MP8726 is a high frequency synchronous
rectified step-down switch mode converter with
built in internal power MOSFETs. It offers a very
compact solution to achieve 6A peak output
current over a wide input supply range with
excellent load and line regulation.
1) Enabled by external logic H/L signal
The chip starts up once the enable signal goes
higher than EN/SYNC input high voltage (2V),
and is shut down when the signal is lower than
EN/SYNC input low voltage (0.4V). To disable
the chip, EN must be pulled low for at least 5µs.
The input is compatible with both CMOS and
TTL.
The MP8726 operates in a fixed frequency, peak
current control mode to regulate the output
voltage. A PWM cycle is initiated by the internal
clock. The integrated high-side power MOSFET
is turned on and remains on until its current
reaches the value set by the COMP voltage.
When the power switch is off, it remains off until
the next clock cycle starts. If, in 90% of one PWM
period, the current in the power MOSFET does
not reach the COMP set current value, the power
MOSFET will be forced to turn off
2) Enabled by Vin through voltage divider.
Connect EN with VIN through a resistive voltage
divider for automatic startup as the Figure 2
shows.
V
IN
R
EN1
EN
Power Good Indicator
R
EN2
When the FB is below 0.70VFB, the PG pin will be
internally pulled low. When the FB is above
0.9VFB , the PG becomes an open-drain output.
Figure 2—Enable Divider Circuit
Choose the value of the pull-up resistor REN1 and
pull-down resistor REN2 to reset the automatic
start-up voltage:
Internal Regulator
Most of the internal circuitries are powered from
the 5V internal regulator. This regulator takes the
VIN input and operates in the full VIN range.
When VIN is greater than 5.0V, the output of the
regulator is in full regulation. When VIN is lower
than 5.0V, the output decreases, 0.1uF ceramic
capacitor for decoupling purpose is required.
(REN1 + REN2 ||1MΩ)
V
= VEN_RISING ⋅
IN_START
REN2 ||1MΩ
(REN1 + REN2 ||1MΩ)
REN2 ||1MΩ
V
=
VEN-FALLING ⋅
IN_STOP
Error Amplifier
1ms Turn On Delay
5us Turn Off Delay
The error amplifier compares the FB pin voltage
with the internal FB reference (VFB) and outputs a
current proportional to the difference between the
two. This output current is then used to charge or
discharge the internal compensation network to
form the COMP voltage, which is used to control
the power MOSFET current. The optimized
internal compensation network minimizes the
external component counts and simplifies the
control loop design.
VIN_START
VIN_STOP
Vin
VEN_Rising
VEN_Falling
EN/Sync
VCC_Rising
Vcc
Enable/Sync Control
Vout
EN/Sync is a digital control pin that turns the
regulator on and off. Drive EN high to turn on the
regulator, drive it low to turn it off. There is an
internal 1MEG resistor from EN/Sync to GND
thus EN/Sync can be floated to shut down the
chip.
Figure 3—Startup Sequence Using EN Divider
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
9
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
3) Synchronized by External Sync Clock Signal
protection mode is especially useful when the
output is dead-short to ground.
The chip can be synchronized to external clock
range from 300kHz up to 2MHz through this pin
2ms right after output voltage is set, with the
internal clock rising edge synchronized to the
external clock rising edge.
Thermal Shutdown
Thermal shutdown is implemented to prevent the
chip from operating at exceedingly high
temperatures. When the silicon die temperature
is higher than 150°C, it shuts down the whole
chip. When the temperature is lower than its
lower threshold, typically 140°C, the chip is
enabled again.
1ms
2ms
5us
Vin
EN/Sync
VCC_Rising
Floating Driver and Bootstrap Charging
The floating power MOSFET driver is powered by
an external bootstrap capacitor. This floating
driver has its own UVLO protection. This UVLO’s
rising threshold is 2.2V with a hysteresis of
150mV. The bootstrap capacitor voltage is
regulated internally by VIN through D1, M3, C4,
L1 and C2 (Figure 5). If (VIN-VSW) is more than
5V, U2 will regulate M3 to maintain a 5V BST
voltage across C4.
Vcc
Vout_set
0.625*Vout_set
Vout
CLK
Foldback
External CLK
500kHz
Figure 4—Startup Sequence Using External
Sync Clock Signal
Under-Voltage Lockout (UVLO)
Under-voltage lockout (UVLO) is implemented to
protect the chip from operating at insufficient
supply voltage. The MP8726 UVLO comparator
monitors the output voltage of the internal
regulator, VCC. The UVLO rising threshold is
about 4.0V while its falling threshold is a
consistent 3.2V.
SW
Internal Soft-Start
The soft-start is implemented to prevent the
converter output voltage from overshooting
during startup. When the chip starts, the internal
circuitry generates a soft-start voltage (SS)
ramping up from 0V to 1.2V. When it is lower
than the internal reference (REF), SS overrides
REF so the error amplifier uses SS as the
reference. When SS is higher than REF, REF
regains control. The SS time is internally fixed to
4ms.
Figure 5—Internal Bootstrap Charging Circuit
Startup and Shutdown
If both VIN and EN are higher than their
appropriate thresholds, the chip starts. The
reference block starts first, generating stable
reference voltage and currents, and then the
internal regulator is enabled. The regulator
provides stable supply for the remaining
circuitries.
Over-Current-Protection and Latch off
Three events can shut down the chip: EN low,
VIN low and thermal shutdown. In the shutdown
procedure, the signaling path is first blocked to
avoid any fault triggering. The COMP voltage and
the internal supply rail are then pulled down. The
floating driver is not subject to this shutdown
command.
The MP8726 has cycle-by-cycle over current limit
when the inductor current peak value exceeds
the set current limit threshold. Meanwhile, output
voltage starts to drop until FB is below the Under-
Voltage (UV) threshold, typically 30% below the
reference. Once a UV is triggered, the MP8726 is
latched off until En or IN is recycled. This
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
10
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
APPLICATION INFORMATION
VOUT × (VIN − VOUT
VIN × ∆IL × fOSC
)
Setting the Output Voltage
L =
The external resistor divider is used to set the
output voltage (see Typical Application on page
1). The feedback resistor R1 also sets the
feedback loop bandwidth with the internal
compensation capacitor (see Typical Application
on page 1). Choose R1 to be around 40.2kꢀ for
optimal transient response. R2 is then given by:
Where ∆IL is the inductor ripple current.
Choose inductor ripple current to be
approximately 30% of the maximum load current,
6A. The maximum inductor peak current is:
∆IL
IL(MAX) = ILOAD
+
R1
R2 =
VOUT
2
−1
Under light load conditions below 100mA, larger
inductance is recommended for improved
efficiency.
VFB
The T-type network is highly recommended when
Vo is low, as Figure 6 shows.
Selecting the Input Capacitor
R1
Rt
The input current to the step-down converter is
discontinuous, therefore a capacitor is required to
supply the AC current to the step-down converter
while maintaining the DC input voltage. Use low
ESR capacitors for the best performance.
Ceramic capacitors with X5R or X7R dielectrics
are highly recommended because of their low
ESR and small temperature coefficients. For
most applications, a 22µF capacitor is sufficient.
1
FB
VOUT
R2
Figure 6— T-type Network
Table 1 lists the recommended T-type resistors
value for common output voltages.
Table 1—Resistor Selection for Common
Output Voltages
Since the input capacitor (C1) absorbs the input
switching current it requires an adequate ripple
current rating. The RMS current in the input
capacitor can be estimated by:
VOUT R1
R2
Rt
L
(µH)
COUT
(µF, Ceramic)
(V) (kΩ) (kΩ)
(kΩ)
1.05 4.99
1.2 4.99
1.5 4.99
1.8 4.99
2.5 40.2
3.3 40.2
16.5
10.2
5.76
4.02
19.1
13
24.9
24.9
24.9
24.9
0
1-4.7
1-4.7
1-4.7
1-4.7
1-4.7
1-4.7
1-4.7
47
47
47
47
47
47
47
⎛
⎞
⎟
VOUT
VIN
VOUT
VIN
⎜
IC1 = ILOAD
×
× 1−
⎜
⎝
⎟
⎠
The worse case condition occurs at VIN = 2VOUT
,
where:
ILOAD
IC1
=
0
2
5
40.2
7.68
0
For simplification, choose the input capacitor
whose RMS current rating greater than half of the
maximum load current.
Note:
The above feedback resistor table applies to a specific load
capacitor condition as shown in the table 1. Other capacitive loading
conditions will require different values.
The input capacitor can be electrolytic, tantalum
or ceramic. When using electrolytic or tantalum
Selecting the Inductor
A 1µH to 10µH inductor with a DC current rating
of at least 25% percent higher than the maximum
load current is recommended for most
applications. For highest efficiency, the inductor
DC resistance should be less than 15mꢀ. For
most designs, the inductance value can be
derived from the following equation.
capacitors,
a
small, high quality ceramic
capacitor, i.e. 0.1µF, should be placed as close
to the IC as possible. When using ceramic
capacitors, make sure that they have enough
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
11
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
capacitance to provide sufficient charge to
2) Keep the connection of input capacitor and
IN pin as short and wide as possible.
prevent excessive voltage ripple at input. The
input voltage ripple caused by capacitance can
be estimated by:
3) Ensure all feedback connections are short
and direct. Place the feedback resistors
and compensation components as close to
the chip as possible.
⎛
⎜
⎝
⎞
⎟
⎟
⎠
ILOAD
VOUT
VIN
VOUT
⎜
∆V
=
×
× 1−
IN
fS × C1
V
IN
4) Route SW away from sensitive analog
areas such as FB.
Selecting the Output Capacitor
The output capacitor (C2) is required to
maintain the DC output voltage. Ceramic,
tantalum, or low ESR electrolytic capacitors are
recommended. Low ESR capacitors are
preferred to keep the output voltage ripple low.
The output voltage ripple can be estimated by:
5) Connect IN, SW, and especially GND
respectively to a large copper area to cool
the chip to improve thermal performance
and long-term reliability.
6) Adding RC snubber circuit from IN pin to
SW pin can reduce SW spikes.
⎛
⎜
⎝
⎞
⎛
⎞
⎟
⎟
⎠
VOUT
VOUT
VIN
1
⎜
⎟
⎟
⎜
∆VOUT
=
× 1−
× RESR
+
⎜
⎝
fS × L
8 × fS × C2
⎠
C1
GND
VIN
Where L is the inductor value and RESR is the
equivalent series resistance (ESR) value of the
output capacitor.
IN
SW
SW
SW
SW
BST
14
A
GND
1
2
3
4
5
6
7
13 GND
12 GND
11 VCC
In the case of ceramic capacitors, the
impedance at the switching frequency is
dominated by the capacitance. The output
voltage ripple is mainly caused by the
capacitance. For simplification, the output
voltage ripple can be estimated by:
C3
10
9
N/C
PG
L1
C4
R3
Rt
8
FB
EN
R2
C2
R1
⎛
⎜
⎝
⎞
⎟
⎟
⎠
VOUT
8 × fS2 × L × C2
VOUT
VOUT
⎜
∆VOUT
=
× 1−
V
IN
Top Layer
In the case of tantalum or electrolytic capacitors,
the ESR dominates the impedance at the
switching frequency. For simplification, the
output ripple can be approximated to:
GND
VOUT
VOUT
VIN
⎛
⎞
∆VOUT
=
× ⎜1−
⎟ ×RESR
⎜
⎟
fS ×L
⎝
⎠
The characteristics of the output capacitor also
affect the stability of the regulation system. The
MP8726 can be optimized for a wide range of
capacitance and ESR values.
PCB Layout
PCB layout is very important to achieve stable
operation. Please follow these guidelines and
take Figure 7 for references.
Bottom Layer
1) Keep the connection of input ground and
GND pin as short and wide as possible.
Figure 7—PCB Layout
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
12
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
External Bootstrap Diode
An external bootstrap diode may enhance the
efficiency of the regulator, the applicable
conditions of external BST diode is:
VOUT
z Duty cycle is high: D=
>65%
VIN
In this case, an external BST diode is
recommended from the VCC pin to BST pin, as
shown in Figure 8
Figure 8—Add Optional External Bootstrap
Diode to Enhance Efficiency
The recommended external BST diode is
IN4148, and the BST cap is 0.1~1µF.
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
13
MP8726 – 6A PEAK CURRENT, 21V, SYNCHRONOUS STEP-DOWN CONVERTER
PACKAGE INFORMATION
3mm x 4mm QFN14
1.60
1.80
2.90
3.10
0.30
0.50
PIN 1 ID
SEE DETAIL A
PIN 1 ID
MARKING
1
14
0.18
0.30
3.20
3.40
3.90
4.10
PIN 1 ID
INDEX AREA
0.50
BSC
8
7
TOP VIEW
BOTTOM VIEW
PIN 1 ID OPTION A
0.30x45º TYP.
PIN 1 ID OPTION B
R0.20TYP.
0.80
1.00
0.20 REF
0.00
0.05
SIDE VIEW
DETAIL A
2.90
1.70
NOTE:
0.70
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE0.10 MILLIMETER MAX.
4) JEDEC REFERENCE IS MO-229, VARIATION VGED-3.
5) DRAWING IS NOT TO SCALE.
0.25
0.50
3.30
RECOMMENDED LAND PATTERN
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MP8726 Rev. 0.92
6/15/2010
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2010 MPS. All Rights Reserved.
14
MP8726EL-LF-Z 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
MP87301J-DIE | EXAR | ADC, Proprietary Method, 8-Bit, 1 Func, 1 Channel, Parallel, 8 Bits Access, CMOS, 0.158 X 0.186 INCH, DIE-24 | 获取价格 | |
MP8736 | MPS | High Efficiency, Fast Transient, 6A, 19V Synchronous Buck Converter in a Tiny QFN20 (3x4mm) Package | 获取价格 | |
MP8736DL | MPS | High Efficiency, Fast Transient, 6A, 19V Synchronous Buck Converter in a Tiny QFN20 (3x4mm) Package | 获取价格 | |
MP8756 | MPS | 26V, 6A, Low IQ, High-Current, Synchronous, Step-Down Converter | 获取价格 | |
MP8756GD | MPS | 26V, 6A, Low IQ, High-Current, Synchronous, Step-Down Converter | 获取价格 | |
MP8757 | MPS | High Efficiency, 7A, 18V Synchronous, Step-Down Converter | 获取价格 | |
MP8757GL | MPS | High Efficiency, 7A, 18V Synchronous, Step-Down Converter | 获取价格 | |
MP8758 | MPS | High Efficiency, 10A, 18V Synchronous, Step-Down Converter | 获取价格 | |
MP8758GL | MPS | High Efficiency, 10A, 18V Synchronous, Step-Down Converter | 获取价格 | |
MP8758H | MPS | High-Current, 10A, 22V, Synchronous Step-Down Converter with Hiccup OCP, PFM/PWM Mode Selection, and Auto-Retry Thermal Shutdown | 获取价格 |
MP8726EL-LF-Z 相关文章
- 2024-09-20
- 6
- 2024-09-20
- 9
- 2024-09-20
- 8
- 2024-09-20
- 6