MP6420GJ-Z [MPS]
Power Management Circuit,;
| 型号： | MP6420GJ-Z |
| 厂家： | 
MONOLITHIC POWER SYSTEMS |
| 描述： | Power Management Circuit, 光电二极管 |
| 文件： | 总18页 (文件大小：894K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MP6420
Battery Protection IC for 2-/3-Series Cell
Li-Ion with Integrated Protective MOSFET
and PTC Interface in TSOT23-8 Package
DESCRIPTION
FEATURES
The MP6420 provides over-charge protection
Wide VB1 Range from 3.6V to 18V
Fixed Over-Charge Threshold from 4.2V to
4.8V
High-Accuracy ±25mV Over-Charge
Threshold
Supports 2- and 3-Series Cells
Fixed Delay Time from 2s to 8s
Integrated 24V/100mΩ Protective
MOSFETs
Low Quiescent Current: 3µA
Over-Voltage Protection (OVP) Indicator
(FLAG) and PTC Interface
External Control (CTL)
that integrates
a
protective, open-drain
MOSFET for 2- or 3-series cell Li-ion power
systems.
The MP6420 provides a ±25mV, high-accuracy,
over-charge threshold to monitor all series’
battery pack conditions. With the high-accuracy
threshold, the MP6420 can provide different
fixed thresholds from 4.2V to 4.8V internally.
Any cell over-charge that occurs turns on the
internal protective MOSFET to indicate an error
after an internally set, fixed delay time.
The MP6420 is available in a small, space-
saving TSOT23-8 package.
Available in a TSOT23-8 Package
APPLICATIONS
Battery Packs
Uninterruptible Power Supply (UPS)
Power Tools
All MPS parts are lead-free, halogen-free, and adhere to the RoHS
directive. For MPS green status, please visit the MPS website under Quality
Assurance. “MPS” and “The Future of Analog IC Technology” are registered
trademarks of Monolithic Power Systems, Inc.
TYPICAL APPLICATION
Battery +
VB1
CO
VB1
VB2
VB3
PTC
MP6420
Ext. Control
CTL
OVP FLAG
Battery -
FLAG
VSS
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
1
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
ORDERING INFORMATION
Part Number*
Package
Top Marking
MP6420GJ
TSOT23-8
See Below
* For Tape & Reel, add suffix –Z (e.g. MP6420GJ–Z)
TOP MARKING
AVF: Product code of MP6420GJ
Y: Year code
OVER-VOLTAGE THRESHOLD
Over-Voltage Threshold Over-Voltage Threshold
(VOV (VOV_H
4.45V ± 25mV -0.4 ± 0.16V
Over-Voltage
Delay Time
Part Number
)
)
MP6420GJ-445
3.8 ± 0.8s
PACKAGE REFERENCE
TOP VIEW
PTC
1
8
VB1
VB2
VB3
7
6
CO
2
3
VSS
4
5
CTL
FLAG
TSOT23-8
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
2
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
ABSOLUTE MAXIMUM RATINGS (1)
Thermal Resistance (4) θJA
θJC
TSOT23-8
VB1, PTC, CO.............VSS - 0.3V to VSS + 19.5V
CTL, FLAG................................ VSS - 0.3V to 6V
VB1 to VB2, VB2 to VB3........ VSS - 0.3V to 6.5V
VB3 to VSS............................ VSS - 0.3V to 6.5V
All other pins............................. VSS - 0.3V to 6V
Junction temperature ................................150°C
Lead temperature .....................................260°C
(4)
JESD51-7 ......................... 100...... 55... °C/W
(5)
EV6420-J-00A .................. 100...... 26... °C/W
NOTES:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation produces an excessive die temperature, causing
the regulator to go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
(2)
Continuous power dissipation
(4)
TSOT23-8
............................................. 1.2W
Recommended Operating Conditions (3)
Supply voltage (VB1).......................3.6V to 18V
Operating junction temp. (TJ)... -40°C to +125°C
3) The device is not guaranteed to function outside of its
operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
5) Measured on EV6420-J-00A,2-player PCB.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
3
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
ELECTRICAL CHARACTERISTICS
VB1 = 12V, VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V, TJ = -40°C to +125°C, typical value is tested at
TJ = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.
Parameters
Symbol
Condition
Min
Typ
Max Units
Input and Supply Voltage Range
Input voltage
VB1
VB1 voltage
Rising edge
3.6
18
4
V
V
VB1 under-voltage lockout
threshold
VB1_UVLO
3.2
UVLO hysteresis (8)
Quiescent current
VB1_HYS
IQ
200
3
mV
μA
Normal condition (6) (7)
Over-discharge condition,
VB1 to VB2 = VB2 to VB3 = VB3 to
VSS = 3.3V
5
Quiescent current during over-
discharge
2
μA
Falling edge, VB1 to VB2 = VB2 to
VB3 = VB3 to VSS
Over-discharge cell voltage
VDis
3.5
3.8
60
4.1
V
Over-discharge cell voltage
hysteresis
mV
Over-discharge condition, VB1 to
Quiescent current during
shutdown
VB2 = VB2 to VB3 = VB3 to VSS
2.2V
=
1
μA
VBX leakage current
Voltage Threshold
Over-charge threshold
IBX
Normal condition (6) (7)
0
μA
V
VOV
See ordering info
TJ = 25°C
VOV
-25
-30
-50
25
45
30
Over-charge threshold range
TJ = 85°C (8)
TJ = -40°C (8)
See ordering info
TJ = 25°C
mV
Over-charge hysteresis
Over-charge hysteresis range
Protective MOSFET
On resistance
VOV_H
VOV_H
100
mV
mV
-160
160
RDS(ON)
VB1 = 5.0V, single channel
Guaranteed by design
mΩ
A
V
Current capability
4.5
28
Breakdown voltage
Resistor between FLAG and
CTL
240
kΩ
FLAG low voltage
FLAG high voltage
Sink 1mA
Source 1mA
0.5
5.5
V
V
4
4
VB1 to VB2 = VB2 to VB3 = VB3 to
VSS = 3.7V, sink 1µA
VB1 to VB2 = VB2 to VB3 = VB3 to
VSS = 4.5V, source 1µA load
Turn on the protective MOSFET
Turn off the protective MOSFET
CTL low voltage
CTL high voltage
0.3
5.5
V
V
4.5
CTL rising threshold
CTL falling threshold
PTC Interface
2
1.5
V
V
VB1-
1.2
PTC threshold
Falling edge
V
PTC hysteresis
PTC deglitch delay
Rising edge
Guaranteed by design
400
100
mV
µs
MP6420 Rev. 1.0
www.MonolithicPower.com
4
12/8/2017
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
ELECTRICAL CHARACTERISTICS (continued)
VB1 = 12V, VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V, TJ = -40°C to +125°C, typical value is tested at
TJ = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.
Parameters
Symbol
Condition
Min
Typ
Max Units
Delay Time
Over-charge response delay
Over-charge reset time
Over-charge release delay
TOV
TOV_RES
TOV_N
Any VBX over-charge
3
3.8
10
60
4.6
s
ms
ms
Before turning on protective
MOSFET
From over-discharge to normal
mode
PTC response delay
1.8
1
ms
ms
Over-discharge recovery delay
Internal Filter
Filter resistor (9)
Filter capacitor (9)
NOTES:
3
100
MΩ
pF
6) Normal condition means no over-charge condition occurred. VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V.
7) Test schematic excludes FLAG sink current.
8) Not tested in production, guaranteed by design specification.
9) Guaranteed by design.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
5
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL CHARACTERISTICS
VB1 = 12V, VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V, TJ = -40°C to +125°C. Test based on
MP6420GJ-445, unless otherwise noted.
QuiescentCurrentvs. Temperature
OV Hysteresisvs. Temperature
5
4.5
4
500
400
300
200
100
0
3.5
3
2.5
2
1.5
1
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
OV ThresholdVs. Temperature
PTC Delay vs. Temperature
4.475
4.465
4.455
4.445
4.435
4.425
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
-10
0
10
20
30
40
50
60
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
Temperature(oC)
PTC Hysteresis vs. Temperature
PTC FallingGap vs. Temperature
500
450
400
350
300
250
200
150
100
1.6
1.2
0.8
0.4
0
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
6
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL CHARACTERISTICS (continued)
VB1 = 12V, VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V, TJ = -40°C to +125°C. Test based on
MP6420GJ-445, unless otherwise noted.
CTL Hysteresisvs. Temperature
CTL RisingThresholdvs. Temperature
800
600
400
200
0
2.5
2
1.5
1
0.5
0
-60 -40 -20
0
20 40 60 80 100 120 140
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
Temperature (oC)
CTL Low voltage vs. Temperature
Sink Current=1µA
CTL High Voltage vs. Temperature
Source Current=1µA
0.5
0.4
0.3
0.2
0.1
0
6
5
4
3
2
1
0
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
FLAG Low Voltage vs. Temperature
Sink Current=1mA
FLAG High Voltage vs. Temperature
Source Current=1mA
6
5
4
3
2
1
0
0.6
0.5
0.4
0.3
0.2
0.1
0
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature (oC)
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
7
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL CHARACTERISTICS (continued)
VB1 = 12V, VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V, TJ = -40°C to +125°C. Test based on
MP6420GJ-445, unless otherwise noted.
Rds(on) vs. Temperature
TOV vs. Temperature
5
4
3
2
1
150
100
50
0
-40 -20
0
20 40 60 80 100 120 140
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
Temperature(oC)
Over-Discharge Threshold
vs. Temperature
TOV_N vs. Temperature
5
4
3
2
1
70
60
50
40
30
20
10
0
-60 -40 -20
0
20 40 60 80 100 120 140
-40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
Temperature (oC)
OV-Discharge Hysteresis
vs. Temperature
100
90
80
70
60
50
40
30
20
-60 -40 -20
0
20 40 60 80 100 120 140
Temperature(oC)
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
8
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL PERFORMANCE CHARACTERISTICS
VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V with 10kΩ resistor between VB1 and PTC, TJ = 25°C. Test
based on MP6420GJ-445, unless otherwise noted.
PTC Response
PTC Response
CH1: PTC
10V/div.
CH1: PTC
10V/div.
CH2: FLAG
5V/div.
CH2: FLAG
5V/div.
CH3: CO
10V/div.
CH3: CO
10V/div.
CH4: VB3
5V/div.
CH4: VB3
5V/div.
200ms/div.
200ms/div.
PTC Delay
CTL Response
CH1: PTC
10V/div.
CH1: CTL
5V/div.
CH2: FLAG
5V/div.
CH2: FLAG
5V/div.
CH3: CO
10V/div.
CH3: CO
10V/div.
CH4: VB3
5V/div.
CH4: VB3
5V/div.
1ms/div.
1ms/div.
CTL Response
OVP Response
CH1: CTL
5V/div.
CH1: VB3
5V/div.
CH2: FLAG
5V/div.
CH2: FLAG
5V/div.
CH3: CO
10V/div.
CH3: CO
10V/div.
CH4: VB3
5V/div.
CH4: VB1
10V/div.
1ms/div.
1s/div.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
9
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VB1 to VB2 = VB2 to VB3 = VB3 to VSS = 4V with 10kΩ resistor between VB1 and PTC, TJ = 25°C. Test
based on MP6420GJ-445, unless otherwise noted.
OVP Recovery Delay
OVP Response
VB1 to VB2 = VB2 to VB3 = 4.1V
CH1: VB3
5V/div.
CH1: VB3
5V/div.
CH2: FLAG
5V/div.
CH2: FLAG
5V/div.
CH3: CO
10V/div.
CH3: CO
10V/div.
CH4: VB1
10V/div.
CH4: VB1
10V/div.
20ms/div.
1s/div.
OVP Recovery
VB1 to VB2 = VB2 to VB3 = 3.9V
CH1: VB3
5V/div.
CH2: FLAG
5V/div.
CH3: CO
10V/div.
CH4: VB1
10V/div.
1s/div.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
10
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
PIN FUNCTIONS
Package
Pin #
Name
Description
1
2
3
4
PTC
CO
Positive thermal coefficient interface.
Open-drain output of the protective MOSFET.
Negative power supply.
VSS
CTL
External control. CTL connects to the gate pin of the internal protective MOSFET.
Battery OVP indicator. When OVP occurs and the internal protective MOSFET
turns on, FLAG is pulled up to at least 4V.
5
6
7
8
FLAG
VB3
VB2
VB1
Voltage sense point of battery cell 3. VB3 is connected to the positive voltage of
cell 3. Place cell 2 between VB2 and VB3.
Voltage sense point of battery cell 2. VB2 is connected to the positive voltage of
cell 2. Place cell 1 between VB1 and VB2.
Voltage sense point of battery cell 1. VB1 is connected to the positive voltage of
cell 1.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
11
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
BLOCK DIAGRAM
Fuse
CO
Internal
Vcc
VB1
VB2
REF,
OSC
OVP
Sense
Internal
Circuit
VB3
Driver
Filter
Indicator
& PTC Interface
VSS
VSS
CTL
PTC
FLAG
Figure 1: Functional Block Diagram
MP6420 Rev. 1.0
www.MonolithicPower.com
12
12/8/2017
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
Over-Voltage Detection
OPERATION
All cells are monitored between VB1 and VB2,
The MP6420 provides an over-charge
protection that integrates a protective, open-
drain MOSFET for 2- or 3-series cell Li-ion
power systems.
VB2 and VB3, and VB3 and VSS. If any of the
voltages from these cells rise higher than the
over-voltage threshold (VOV), OVP is triggered.
The internal MOSFET turns on and remains on
until the cell over-voltage status remains longer
than the over-charge response delay (TOV). The
TOV timer can be reset if the cell voltage drops
below the over-threshold voltage and remains
longer than the over-charge reset time (TOV_RES).
The OVP status is released if all cell voltages
fall below the over-voltage release voltage (VOV
- VOV_H), and the internal MOSFET turns off
again. There is an over-charge release delay
(TOV_N) to deglitch noise (see Figure 2).
The MP6420 provides a ±25mV, high-accuracy,
over-charge threshold to monitor all series’
battery pack conditions. With the high-accuracy
threshold, the MP6420 provides different fixed
thresholds from 4.2V to 4.8V internally. Any cell
over-charge turns on the internal protective
MOSFET to indicate an error after a fixed,
internally set delay time. FLAG is used to
indicate an over-voltage protection (OVP)
condition, provide a PTC interface, and can
control the protective MOSFET externally with
CTL.
Cellx Voltage
X=1,2,3
VOV
VOV-VOV_H
Protective
MOSFET Gate
TOV
TOV
TOV_N
t<TOV_RES
t<TOV_RES
t>TOV_RES
Figure 2: MP6420 Over-Voltage Response
Over-Discharge Status
Integrated MOSFET and Filter
Traditionally, secondary battery protection ICs
need an external, high-voltage, or large-current
MOSFET. Each cell requires an R-C filter to
prevent cell voltage noise. The MP6420
provides a fully integrated solution with a
protective MOSFET and internal filter. The
internal filter has an equivalent 1kΩ/0.1μF
external R-C filter performance. This helps
lower cost and make the layout easier. The
internal protective MOSFET is a 24V/100mΩ
device. The filter works with an anti-noise over-
voltage comparator, which can monitor the
battery voltage.
The MP6420 saves quiescent current when the
voltage on all cells is over-discharged. If the
voltage of all the cells is lower than the over-
discharge threshold (VDis), the cell over-voltage
monitor block is disabled. The disabled over-
charge detection block decreases the quiescent
current during an over-discharge status (see
Figure 3).
CellX Voltage
X=1,2,3
VDis
Other CellY
Voltage except x
VDis
IQ
Figure 3: Over-Discharge Status
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
13
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
To battery pack
Shutdown Status
fuse
VB1
The MP6420 decreases most of the quiescent
current during shutdown. When all cell voltages
are lower than VDis and the shutdown voltage
(VSH), all over-voltage (OV) monitor blocks are
disabled (see Figure 4).
CO
VB1
CTL
Protective
MOSFET
OVP
Sense
Circuit
Driver
Cellx Voltage
X=1,2,3
FLAG
VDis
VSH
VSH
Figure 5: FLAG and CTL Structure
Cell Connection Power Sequence
Other Cellx
Voltage
y=1,2,3¹ x
Since the MP6420 internal VCC is based on
VB3, it is recommended to make VB3 the first
connection in the power sequence (see Table
1). CTL provides another way to avoid a
malfunction during the assembly process. CTL
is pulled down to VSS so that the inner
protective MOSFET is not active.
Iq
TSH
VB1
CO
BAT1
BAT2
BAT3
Figure 4: Shutdown Status
FLAG Indicator
VB2
VB3
PTC
CTL
MP6420
FLAG is an indicator pin. Under normal
conditions, FLAG is at logic low. When over-
charge occurs or over-temperature is detected
by PTC, FLAG is pulled up to an internal 5V
supply (see Figure 5). FLAG can be floated.
FLAG
Key
VSS
Figure 6: Recommended Safe Operation during
Assembly Process
Table 1: Recommended Connection Sequence
FLAG Pin Signal
CO Pin Signal
Connection Sequence
Int.
Low
Low
1st
Low
Low
2nd
Low
Low
3rd
Low
Low
Int.
Low
Low
1st
2nd
High
High
3rd
High
High
→VSS→VB3→VB2→VB1
→VSS→VB3→VB1→VB2
High
High
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
14
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
Battery +
APPLICATION INFORMATION
PTC Interface
PTC can be used to monitor the ambient
temperature and turn on the protective
MOSFET. PTC cannot be floated. PTC requires
a resistor (typically 10kΩ) pulled to VB1 (see
Figure 7). When the PTC interface is required,
a 10kΩ PTC resistor is recommended. See
Table 2 for a list of recommended resistors and
manufacturers.
VB1
VB2
VB3
0.1µF
MP6420
VSS
To battery pack
VB1
1µA,
10kΩ
typically
PTC
Figure 8: 2-Cell Usage
PTC
More than 3-Cell Usage
VB1
When OT
occurs, turn on
protective
For applications using a battery with more than
three cells, use a MP6420 series circuit (see
Figure 9).
MOSFET
PTC
Figure 7: MP6420 PTC Interface
R1
U1
Q3
VB1
CO
There is an internal sink current source used to
pull down the PTC voltage (typically ~1μA).
Under normal conditions, the FLAG output is at
logic low. With 10kΩ of PTC resistance under
room temperature, the PTC voltage is almost
equal to VB1. If the sensor PTC resistor
monitors high temperatures, the PTC resistance
ramps quickly, and the PTC voltage drops.
When the PTC voltage is lower than VB1 - 1.2V,
the MP6420 triggers PTC protection.
BAT1
BAT2
R2
VB2
VB3
PTC
CTL
MP6420
Q1
BAT3
OV1
FLAG
VSS
PTC
R3
U2
VB1
CO
BAT4
BAT5
VB2
VB3
PTC
MP6420
CTL
FLAG
BAT6
Q2
If the PTC function is not needed, a normal
10kΩ resistor is sufficient.
OV2
VSS
Table 2: Recommended PTC Resistors
SCP
Part Number
Description Vendor
10kΩ,
Murata
130°C
10kΩ,
Joinset
130°C
Figure 9: 3-Cell Battery or More Application
Circuit
PRF15BB103RB6RC
ECPTH1608103P130ST
Each FLAG is active high when one-cell OVP is
triggered. Q3 then turns on to pull down the
self-control protector (SCP). The OR logic
circuit consists of extra MOSFETs (Q1, Q2, Q3)
and pull-up resistors (R1, R2, R3). Choose
MOSFETs and resistors based Equation (1):
2-/3-Cell Usage
When the MP6420 has more monitor ports than
it is using, the unused ports should be shorted.
The VB1 - VB3 monitors must be used from the
bottom side. For example, if only two cells are
used, then VB1 should be shorted to VB2 (see
Figure 8).
Vds_max_Q1=1.3×VBAT
(1)
Where VBAT is the voltage of each cell battery.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
15
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
When OV1 is low (no OV trigger on U1) and
Testing Over-Voltage Safely
considering a 30% margin, calculate Vds with
Equation (2):
During the production test, OVP can be tested
safely without blowing the fuse. Connect CTL to
GND externally. The protective MOSFET gate
is pulled to GND. With this configuration, the
battery status can be indicated with FLAG (see
Figure 10).
Vds_max_Q2=1.3×6VBAT
The Q2 maximum Vds = 3VBAT
(2)
.
When OV2 is low (no OV trigger on U2) and
considering a 30% margin, calculate Vds with
Equation (3):
Battery +
Vds_max_Q3=1.3×6VBAT
The Q3 maximum Vds = 6VBAT
(3)
VB1
.
CO
VB1
When both OV1 and OV2 are low (no OV
trigger on either cell) and considering a 30%
margin, calculate Vgs with Equation (4) and
Equation (5):
PTC
VB2
VB3
MP6420
Ext. Control
CTL
OVP FLAG
FLAG
VSS
Vgs(th)_max_Q3<3VBAT×R1/(R1+R2)<Vgs_max_Q3 (4)
Vgs(th)_max_Q3<6VBAT×R1/(R1+R3)<Vgs_max_Q3 (5)
Battery -
Where Vgs(th)_max_Q3 is the maximum gate-to-
source threshold voltage, and Vgs_max_Q3 is the
maximum gate-to-source voltage of Q3.
Figure 10: Safe OVP Test
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
16
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
TYPICAL APPLICATION CIRCUIT
Battery +
VB1
CO
VB1
VB2
VB3
PTC
MP6420
Ext. Control
CTL
OVP FLAG
FLAG
VSS
Battery -
Figure 11: MP6420 Typical Schematic
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
17
MP6420 – BATTERY PROTECTION IC FOR 2-/3-SERIES CELL LI-ION
PACKAGE INFORMATION
TSOT23-8
See note 7
EXAMPLE
TOP MARK
IAAAA
PIN 1 ID
RECOMMENDED LAND PATTERN
TOP VIEW
SEATING PLANE
SEE DETAIL ''A''
FRONT VIEW
SIDE VIEW
NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD
FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS
AFTER FORMING) SHALL BE 0.10 MILLIMETERS
MAX.
DETAIL ''A''
5) JEDEC REFERENCE IS MO-193, VARIATION BA.
6) DRAWING IS NOT TO SCALE.
7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP
MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP
MARK)
NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications.
Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS
products into any application. MPS will not assume any legal responsibility for any said applications.
MP6420 Rev. 1.0
12/8/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
18
相关型号：
©2020 ICPDF网 联系我们和版权申明