首页 |元器件品牌

MC74F109NS [MOTOROLA]

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16;
MC74F109NS
型号： MC74F109NS
厂家： MOTOROLA    MOTOROLA
描述：

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16

触发器
文件： 总3页 (文件大小：72K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
MC54/74F109  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
The MC54/74F109 consists of two high-speed, completely independent  
transition clocked JK flip-flops. The clocking operation is independent of rise  
and fall times of the clock waveform. The JK design allows operation as a D  
flip-flop (refer to F74 data sheet) by connecting the J and K inputs together.  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
FAST SCHOTTKY TTL  
CONNECTION DIAGRAM  
V
C
J
K
CP  
Q
Q
2
S
CC  
16  
D2  
15  
2
2
2
2
D2  
11  
14  
13  
10  
9
12  
C
J
K
CP  
S
Q
Q
D
D
J SUFFIX  
CERAMIC  
CASE 620-09  
C
D1  
J
K
CP  
S
Q
Q
1
1
1
1
D1  
1
16  
1
1
2
3
4
6
7
8
5
C
J
K
CP  
Q
Q
1
S
GND  
D1  
1
1
1
1
N SUFFIX  
D1  
PLASTIC  
CASE 648-08  
16  
1
FUNCTION TABLE (Each Half)  
Input  
Output  
@ t + 1  
D SUFFIX  
SOIC  
CASE 751B-03  
@ t  
n
n
16  
J
K
Q
Q
1
L
H
L
No Change  
L
L
H
L
ORDERING INFORMATION  
H
H
L
H
MC54FXXXJ  
Ceramic  
H
Toggles  
MC74FXXXN Plastic  
MC74FXXXD SOIC  
Asynchronous Inputs:  
LOW Input to S sets Q to HIGH level  
D
LOW Input to C sets Q to LOW level  
D
Clear and Set are independent of clock  
LOGIC SYMBOL  
Simultaneous LOW on C and S makes both Q and Q HIGH  
D
D
H = HIGH Voltage Level  
L = LOW Voltage Level  
5
11  
t
t
= Bit time before clock pulse  
+ 1 = Bit time after clock pulse  
n
n
S
S
D
D
J
J
2
4
3
Q
Q
6
Q
Q
14  
12  
10  
9
CP  
CP  
K
7
K
13  
C
C
D
D
1
15  
V
= PIN 16  
CC  
GND = PIN 8  
FAST AND LS TTL DATA  
4-42  
MC54/74F109  
LOGIC DIAGRAM (one half shown)  
Q
K
Q
J
CP  
S
C
D
D
NOTE:  
This diagram is provided only for the understanding of logic operations  
and should not be used to estimate propagation delays.  
GUARANTEED OPERATING RANGES  
Symbol  
Parameter  
Min  
4.5  
–55  
0
Typ  
5.0  
25  
Max  
5.5  
125  
70  
Unit  
V
V
CC  
Supply Voltage  
54, 74  
54  
T
A
Operating Ambient Temperature Range  
°C  
54  
25  
I
I
Output Current — High  
Output Current — Low  
54, 74  
54, 74  
–1.0  
20  
mA  
mA  
OH  
OL  
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)  
Limits  
Symbol  
Parameter  
Input HIGH Voltage  
Min  
Typ  
Max  
Unit  
V
Test Conditions  
Guaranteed Input HIGH Voltage  
Guaranteed Input LOW Voltage  
V
V
V
V
2.0  
IH  
Input LOW Voltage  
0.8  
V
IL  
Input Clamp Diode Voltage  
Output HIGH Voltage  
–1.2  
V
I
I
I
I
= –18 mA  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= MIN  
IK  
IN  
54, 74  
74  
2.5  
2.7  
3.4  
3.4  
V
= –1.0 mA  
= –1.0 mA  
= 20 mA  
= 2.7 V  
= 4.50 V  
= 4.75 V  
= MIN  
OH  
OH  
OH  
OL  
V
V
OL  
Output LOW Voltage  
Input HIGH Current  
0.35  
0.5  
20  
V
I
IH  
µA  
µA  
V
= MAX  
IN  
IN  
100  
V
= 7.0 V  
Input LOW Current  
(J, K and CP Inputs)  
I
–0.6  
–1.8  
–150  
17  
mA  
mA  
mA  
mA  
V
= 0.5 V  
V
= MAX  
IL  
IN  
CC  
(C and S Inputs)  
D
D
I
I
Output Short Circuit Current (Note 2)  
Power Supply Current  
–60  
V
V
= 0 V  
V
V
= MAX  
= MAX  
OS  
OUT  
CC  
11.7  
= 0 V  
CC  
CP  
CC  
NOTES:  
1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.  
2. Not more than one output should be shorted at a time, nor for more than 1 second.  
FAST AND LS TTL DATA  
4-43  
MC54/74F109  
AC CHARACTERISTICS  
54/74F  
54F  
74F  
T
A
= +25°C  
T
A
= –55°C to +125°C  
T = 0°C to +70°C  
A
V
CC  
= +5.0 V  
V
CC  
= 5.0 V ± 10%  
V
CC  
= 5.0 V ± 10%  
C
= 50  
Typ  
125  
5.3  
F
P
C
= 50  
F
C = 50 F  
L P  
L
L
P
Symbol  
Parameter  
Min  
100  
3.8  
4.4  
2.5  
3.5  
Max  
Min  
70  
Max  
Min  
90  
Max  
Unit  
f
Maximum Clock Frequency  
Propagation Delay  
MHz  
max  
PLH  
PHL  
PLH  
PHL  
t
t
t
t
7.0  
8.0  
7.0  
9.0  
3.8  
4.4  
2.5  
3.5  
9.0  
10.5  
9.0  
3.8  
4.4  
2.5  
3.5  
8.0  
9.2  
ns  
ns  
CP to Q or Q  
n
6.2  
n
n
Propagation Delay  
or S to Q or Q  
n
5.2  
8.0  
C
7.0  
11.5  
10.5  
Dn  
Dn  
n
AC OPERATING REQUIREMENTS  
54/74F  
= +25°C  
54F  
= –55°C to +125°C  
74F  
T = 0°C to +70°C  
A
T
A
T
A
V
CC  
= +5.0 V  
V
CC  
= 5.0 V ± 10%  
V
CC  
= 5.0 V ± 10%  
Symbol  
t (H)  
Parameter  
Min  
3.0  
3.0  
1.0  
1.0  
4.0  
5.0  
4.0  
Typ  
Max  
Min  
3.0  
3.0  
1.0  
1.0  
4.0  
5.0  
4.0  
Max  
Min  
3.0  
3.0  
1.0  
1.0  
4.0  
5.0  
4.0  
Max  
Unit  
Setup Time, HIGH or LOW  
s
t (L)  
s
J or K to CP  
n n n  
ns  
t (H)  
h
Hold Time, HIGH or LOW  
J or K to CP  
n
t (L)  
h
n
n
t (H)  
w
CP Pulse Width, HIGH  
n
ns  
t (L)  
w
or LOW  
t (L)  
w
C
or S  
Dn Dn  
Pulse Width, LOW  
ns  
ns  
Recovery Time  
or S to CP  
t
2.0  
2.0  
2.0  
rec  
C
Dn  
Dn  
FAST AND LS TTL DATA  
4-44  

相关型号：

MC74F10D

 TRIPLE 3-INPUT NAND GATE FAST SCHOTTKY TTL
MOTOROLA

MC74F10DD

 暂无描述
MOTOROLA

MC74F10DDR2

 NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74F10DR2

 F/FAST SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74F10J

 NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERAMIC, DIP-14
MOTOROLA

MC74F10JD

 NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERAMIC, DIP-14
MOTOROLA

MC74F10JDS

 IC,LOGIC GATE,3 3-INPUT NAND,F-TTL,DIP,14PIN,CERAMIC
MOTOROLA

MC74F10JS

 NAND Gate, TTL, CDIP14
MOTOROLA

MC74F10N

 TRIPLE 3-INPUT NAND GATE FAST SCHOTTKY TTL
MOTOROLA

MC74F10ND

 暂无描述
MOTOROLA

MC74F10NDS

 NAND Gate, TTL, PDIP14
MOTOROLA

MC74F10NS

 暂无描述
MOTOROLA
©2020 ICPDF网 联系我们和版权申明