ZL30683LFG7 [MICROSEMI]
1-, 2-, 3-Channel, 10-Input, 18-Output Line Card Timing ICs;型号: | ZL30683LFG7 |
厂家: | Microsemi |
描述: | 1-, 2-, 3-Channel, 10-Input, 18-Output Line Card Timing ICs |
文件: | 总6页 (文件大小:360K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ZL30681, ZL30682, ZL30683
1-, 2-, 3-Channel, 10-Input, 18-Output
Line Card Timing ICs
Product Brief
November 2019
Features
Ordering Information
• One, Two or Three DPLL Channels
• Programmable bandwidth, 14Hz to 470Hz
• Freerun or holdover on loss of all inputs
• Hitless reference switching
ZL30681LFG7 1-Channel 80-lead LGA Trays
ZL30682LFG7 2-Channel 80-lead LGA Trays
ZL30683LFG7 3-Channel 80-lead LGA Trays
NiAu (Pb-free)
Package size: 11 x 11 mm
• High-resolution holdover averaging
-40 C to +85 C
• Per-DPLL phase adjustment, 1ps resolution
• Per-output programmable duty cycle
• Programmable tracking range, phase-slope
limiting, frequency-change limiting and other
advanced features
• Precise output alignment circuitry and per-
output phase adjustment
• Per-output enable/disable and glitchless
• Input Clocks
start/stop (stop high or low)
• Accepts up to 10 differential or CMOS inputs
• Any input frequency from 1kHz to 900MHz
• Per-input activity and frequency monitoring
• Automatic or manual reference switching
• Local Oscillator
• Operates from a single low-cost XO: 23.75-
25MHz, 47.5-50MHz, 114.285-125MHz
• High-stability applications can connect a TCXO
or OCXO (any frequency, any output jitter) to
the OSCI pin to provide a stability reference
• Revertive or nonrevertive switching
• Any input can be a 1PPS SYNC input for
REF+SYNC frequency/phase/time locking
• General Features
• Input-input phase measurement, 1ps resolution
• Input-DPLL phase measurement, 1ps resolution
• Per-input phase adjustment, 1ps resolution
• Automatic self-configuration at power-up from
internal Flash memory
• Input-to-output alignment <200ps (ext feedback)
• Fast REF+SYNC locking for frequency and
• Output Clock Frequency Generation
1PPS phase alignment with lower-cost oscillator
• Any output frequency from <1Hz to 1045MHz
• Internal compensation (1ppt) for local oscillator
(180MHz max for Synth0)
frequency error in DPLLs and input monitors
• High-resolution fractional frequency conversion
• Numerically controlled oscillator behavior in
with 0ppm error
each DPLL and each fractional output divider
• Synthesizers 1 & 2 have integer and fractional
• Easy-to-configure design requires no external
dividers to make a total of 5 frequency families
VCXO or loop filter components
• Output jitter from Synth 1 & 2 is <0.3ps RMS
• 7 GPIO pins with many possible behaviors
• SPI or I2C processor Interface
• Output jitter from fractional dividers is typically
< 1ps RMS, many frequencies <0.5ps RMS
• 1.8V and 3.3V core VDD voltages
• Each HPOUTP/N pair can be LVDS, LVPECL,
HCSL, 2xCMOS, HSTL or programmable diff.
• Power: 1.3W for 2 inputs, 1 synth, 6 LVDS out
• Easy-to-use evaluation/programming software
• In 2xCMOS mode, the P and N pins can be
different frequencies (e.g. 125MHz and 25MHz)
Applications
• Four output banks each with VDDO pin; CMOS
output voltages from 1.5V to 3.3V
•
Line card timing IC for SyncE, SyncE+1588,
SONET/SDH, OTN, wireless base station and
other systems carrier-grade system
• Per-synthesizer phase adjust, 1ps resolution
1
Microsemi Confidential
Copyright 2019. Microsemi Corporation. All Rights Reserved.
ZL30681, ZL30682, ZL30683
Data Sheet
1. Block Diagram
DIV
DIV
GPOUT0
GPOUT1
GP Synthesizer 0
general purpose
DPLL0
REF0P
REF0N
One Diff / Two
Single-Ended
REF1P
REF1N
HPOUT0P
HPOUT0N
One Diff / Two
Single-Ended
IntDiv
DIV
DIV
DIV
DIV
DIV
DIV
DIV
DIV
HP Synthesizer 1
low-jitter
DPLL1
DPLL2
HPOUT1P
HPOUT1N
REF2P
REF2N
One Diff / Two
Single-Ended
FracDiv
IntDiv
HPOUT2P
HPOUT2N
REF3P
REF3N
One Diff / Two
Single-Ended
HP Synthesizer 2
low-jitter
HPOUT3P
HPOUT3N
REF4P
REF4N
One Diff / Two
Single-Ended
FracDiv
HPOUT4P
HPOUT4N
HPOUT5P
HPOUT5N
Reference Monitors
& State Machines
HPOUT6P
HPOUT6N
Microprocessor Port
SPI or I2C I/F & GPIO Pins
Master
Clock
XO
Optional x2
HPOUT7P
HPOUT7N
DPLL1 only present on ZL30682 and ZL30683
DPLL2 only present on ZL30683
Figure 1 - Functional Block Diagram
2. Application Example
to central timing functions
from PHY receivers
2x 156.25MHz differential
2x 125MHz differential
2x 25MHz CMOS
2x 19.44MHz, 25MHz
or 8kHz CMOS
Synth0
DPLL1
DPLL0
from central timing functions
2x 19.44MHz or
to PHY transmitters, line card Ethernet switch IC, etc.
2x 156.25MHz differential
2x 125MHz differential
25MHz CMOS
1PPS CMOS
25MHz CMOS
Synth1
Synth2
optional 2x 1PPS CMOS
2x 155.52MHz, 161.1328125MHz
or other frequency
XO
Figure 2 - Synchronous Ethernet and IEEE 1588 Line Card Application
2
Microsemi Confidential
ZL30681, ZL30682, ZL30683
Data Sheet
3. Detailed Features
3.1 Input Block Features
•
Ten input reference pins; each can accept a CMOS signal or the POS side of a differential pair; or two
can be paired to accept both sides of a differential pair
•
•
•
•
•
•
•
•
•
•
Any input can be a SYNC signal for REF+SYNC frequency/phase/time locking
Input clocks can be any frequency from 1kHz up to 900MHz (180MHz max for CMOS inputs)
Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN, wireless
Inputs constantly monitored by programmable frequency and single-cycle monitors
Single-cycle monitor can quickly disqualify a reference when measured period is incorrect
Frequency measurement (ppb or Hz) and monitoring (coarse, fine, and frequency-step monitors)
Optional input clock invalidation on GPIO assertion to react to LOS signals from PHYs
Input-to-input phase measurement, 1ps resolution
Input-to-DPLL phase measurement, 1ps resolution
Per-input phase adjustment, 1ps resolution
3.2 DPLL Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
One, two or three full-featured DPLLs
Very high-resolution DPLL architecture
State machine automatically transitions among freerun, tracking and holdover states
Revertive or nonrevertive reference selection algorithm
Programmable bandwidth from 14Hz to 470Hz
Less than 0.1dB gain peaking
Fast frequency/phase/time lock capability for clock+1PPS input references
Programmable phase-slope limiting (PSL)
Programmable frequency rate-of-change limiting (FCL)
Programmable tracking range (i.e. hold-in range)
Truly hitless reference switching
Per-DPLL phase adjustment, 1ps resolution
High-resolution frequency and phase measurement
Fast detection of input clock failure and transition to holdover mode
High-resolution holdover frequency averaging
Time-of-Day registers: 48-bit seconds, 32-bit nanoseconds, writeable on input PPS edge
3.3 Synthesizer Features
•
•
Any-to-any frequency conversion with 0ppm error
Two low-jitter synthesizers (Synth1, Synth2) with very high-resolution fractional scaling (i.e. non-integer
multiplication)
•
Two output dividers per low-jitter synthesizer: one integer (4 to 15 plus half divides 4.5 to 7.5) and one
40-bit fractional
•
•
•
One general-purpose synthesizer (Synth0)
A total of five output frequency families
Easy-to-configure, completely encapsulated design requires no external VCXO or loop filter
components
3.4 Low-Jitter Output Clock Features
•
•
•
•
•
•
Up to 16 single-ended outputs (up to 8 differential outputs) from Synth1 and Synth2
Each output can be one differential output or two CMOS outputs
Output clocks can be any frequency from 1Hz to 1045MHz (250MHz max for CMOS and HSTL outputs)
Output jitter from Synth1 and Synth2 integer dividers is <0.3ps RMS
Output jitter from fractional dividers is <1ps RMS, many frequencies <0.5ps RMS
In CMOS mode, the HPOUTxN frequency can be an integer divisor of the HPOUTxP frequency
(Example 1: HPOUT3P 125MHz, HPOUT3N 25MHz. Example 2: HPOUT2P 25MHz, HPOUT2N 1Hz)
Outputs directly interface (DC coupled) with LVDS, LVPECL, HSTL, HCSL and CMOS components
•
3
Microsemi Confidential
ZL30681, ZL30682, ZL30683
Data Sheet
•
•
•
•
•
•
•
•
•
Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN
Can produce clock frequencies for microprocessors, ASICs, FPGAs and other components
Can produce PCIe clocks
Sophisticated output-to-output phase alignment
Per-synthesizer phase adjustment, 1ps resolution
Per-output phase adjustment
Per-output duty cycle / pulse width configuration
Per-output enable/disable
Per-output glitchless start/stop (stop high or low)
3.5 General-Purpose Output Clock Features
•
•
•
•
Two CMOS outputs from Synth0
Any frequency from 1Hz to 180MHz
Output jitter is typically 20-30ps
Useful for applications where the component or system receiving the signal has low bandwidth such as
a central timing IC
•
Can output a clock signal with embedded PPS (ePPS) (duty cycle distortion indicates PPS location)
3.6 Local Oscillator
•
•
•
Operates from a single low-cost XO (jitter reference for the device). Acceptable frequencies: 23.75MHz
to 25MHz, 47.5MHz to 50MHz, 114.285MHz to 125MHz. Best jitter: 48MHz.
High stability applications can connect a TCXO or OCXO (any frequency, any output jitter) to a REF pin
to provide a separate stability reference
This ability to have separate jitter and stability references greatly reduces the cost of the TCXO or
OCXO (no jitter requirement, no high-frequency-requirement) and allows reuse of already-qualified
TCXO and OCXO components
•
Supports redundant TCXOs connected to two REF pins
3.7 General Features
•
•
•
•
•
•
•
Automatic self-configuration at power-up from internal Flash memory
Input-to-output alignment <200ps with external feedback
Fast REF+SYNC locking for frequency and 1PPS phase alignment with lower-cost oscillator
Generates output SYNC signals: 1PPS (IEEE 1588), 2kHz or 8kHz (SONET/SDH) or other frequency
JESD204B clocking: device clock and SYSREF signal generation with skew adjustment
Internal compensation for local oscillator frequency error in DPLLs and input monitors, 1ppt resolution
Numerically controlled oscillator (NCO) behavior allows system software to steer DPLL frequency or
fractional output divider frequency with resolution better than 0.005ppt
•
•
•
Spread-spectrum modulation available in each fractional output divider (PCIe compliant)
Seven general-purpose I/O pins each with many possible status and control options
SPI or I2C serial microprocessor interface
3.8 Evaluation Software
•
•
•
•
•
•
Simple, intuitive Windows-based graphical user interface
Supports all device features and register fields
Makes lab evaluation of the device quick and easy
Generates configuration scripts to be stored in internal Flash memory
Generates full or partial configuration scripts to be run on a system processor
Works with or without an evaluation board
4
Microsemi Confidential
ZL30681, ZL30682, ZL30683
Data Sheet
4. Package Outline Drawing
SYM
COMMON DIMENSIONS
MIN
---
NOR.
---
0.21
0.54
11
11
0.25
0.4
1.65
1.65
0.5
1.8
80
16
9.5
9.5
0.25
0.25
0.9
0.9
---
MAX.
0.9
TOTAL THICKNESS
SUBSTRATE THICKNESS
MOLD THICKNESS
A
A1
A2
D
E
W
REF
REF
BSC
BSC
0.3
0.45
1.7
1.7
BODY SIZE
LEAD WIDTH
LEAD LENGTH
EP WIDTH
EP LENGTH
LEAD PITCH
EP PITCH
0.2
0.35
1.6
L
W1
L1
e
e1
n
n1
D1
E1
SD
SE
SD1
SE1
1.6
BSC
BSC
LEAD COUNT
EP COUNT
BSC
BSC
BSC
BSC
BSC
BSC
---
EDGE LEAD CENTER TO CENTER
BODY CENTER TO CENTER LEAD
BODY CENTER TO CENTER EP
PRE-SOLDER
---
PACKAGE EDGE TOLERANCE
MOLD FLATNESS
COPLANARITY
aaa
bbb
ddd
0.1
0.1
0.08
5
Microsemi Confidential
Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor
and system solutions for communications, defense & security, aerospace and industrial
markets. Products include high-performance and radiation-hardened analog mixed-signal
integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and
synchronization devices and precise time solutions, setting the world’s standard for time;
voice processing devices; RF solutions; discrete components; security technologies and
scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom
design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has
approximately 3,400 employees globally. Learn more at www.microsemi.com.
Microsemi Corporate Headquarters
One Enterprise
Aliso Viejo, CA 92656 USA
Microsemi makes no warranty, representation, or guarantee regarding the information contained herein
or the suitability of its products and services for any particular purpose, nor does Microsemi assume
any liability whatsoever arising out of the application or use of any product or circuit. The products sold
hereunder and any other products sold by Microsemi have been subject to limited testing and should
not be used in conjunction with mission-critical equipment or applications. Any performance
specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all
performance and other testing of the products, alone and together with, or installed in, any end-
products. Buyer shall not rely on any data and performance specifications or parameters provided by
Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to
test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is”
and with all faults, and the entire risk associated with such information is entirely with the Buyer.
Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP
rights, whether with regard to such information itself or anything described by such information.
Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to
make any changes to the information in this document or to any products and services at any time
without notice.
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
E-mail: sales.support@microsemi.com
©2019 Microsemi Corporation. All
rights reserved. Microsemi and the
Microsemi logo are trademarks of
Microsemi Corporation. All other
trademarks and service marks are the
property of their respective owners.
相关型号:
©2020 ICPDF网 联系我们和版权申明