APT18M80B_09 [MICROSEMI]
N-Channel MOSFET; N沟道MOSFET型号: | APT18M80B_09 |
厂家: | Microsemi |
描述: | N-Channel MOSFET |
文件: | 总4页 (文件大小:132K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
APT18M80B
APT18M80S
800V, 19A, 0.53Ω Max
N-Channel MOSFET
Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET.
A proprietary planar stripe design yields excellent reliability and manufacturability. Low
switching loss is achieved with low input capacitance and ultra low Crss "Miller" capaci-
tance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure
help control slew rates during switching, resulting in low EMI and reliable paralleling,
even when switching at very high frequency. Reliability in flyback, boost, forward, and
other circuits is enhanced by the high avalanche energy capability.
D3PAK
APT18M80B
APT18M80S
G
D
S
Single die MOSFET
FEATURES
TYPICAL APPLICATIONS
• PFC and other boost converter
• Fast switching with low EMI/RFI
• Buck converter
• Low RDS(on)
• Two switch forward (asymmetrical bridge)
• Single switch forward
• Flyback
• Ultra low Crss for improved noise immunity
• Low gate charge
• Avalanche energy rated
• RoHS compliant
• Inverters
Absolute Maximum Ratings
Symbol Parameter
Unit
Ratings
19
Continuous Drain Current @ TC = 25°C
ID
Continuous Drain Current @ TC = 100°C
12
A
Pulsed Drain Current 1
IDM
VGS
EAS
IAR
70
±±0
795
9
V
mJ
A
Gate-Source Voltage
Single Pulse Avalanche Energy 2
Avalanche Current, Repetitive or Non-Repetitive
Thermal and Mechanical Characteristics
Symbol Characteristic
Min
Typ
Max
500
Unit
PD
Total Power Dissipation @ TC = 25°C
W
RθJC
0.25
Junction to Case Thermal Resistance
°C/W
°C
RθCS
0.11
Case to Sink Thermal Resistance, Flat, Greased Surface
TJ,TSTG
-55
150
±00
Operating and Storage Junction Temperature Range
TL
Soldering Temperature for 10 Seconds (1.6mm from case)
oz
g
0.22
6.2
WT
Package Weight
in·lbf
N·m
10
Torque
Mounting Torque ( TO-247 Package), 6-±2 or M± screw
1.1
MicrosemiWebsite-http://www.microsemi.com
Static Characteristics
T = 25°C unless otherwise specified
J
APT18M80B_S
Parameter
Test Conditions
Min
Typ
Max
Unit
V
Symbol
VBR(DSS)
V
= 0V, I = 250µA
Drain-Source Breakdown Voltage
Breakdown Voltage Temperature Coefficient
Drain-Source On Resistance ±
Gate-Source Threshold Voltage
Threshold Voltage Temperature Coefficient
800
GS
D
ΔVBR(DSS)/ΔTJ
Reference to 25°C, I = 250µA
D
V/°C
Ω
V
0.87
0.40
4
V
= 10V, I = 9A
D
RDS(on)
VGS(th)
0.5±
5
GS
±
V
= VDS, I = 1mA
D
GS
ΔVGS(th)/ΔTJ
mV/°C
-10
V
= 800V
= 0V
T = 25°C
J
100
500
DS
IDSS
IGSS
Zero Gate Voltage Drain Current
Gate-Source Leakage Current
µA
nA
V
T = 125°C
J
GS
V
= ±±0V
±100
GS
Dynamic Characteristics
T = 25°C unless otherwise specified
J
Symbol
Parameter
Test Conditions
Min
Typ
17
Max
Unit
gfs
V
= 50V, I = 9A
S
Forward Transconductance
Input Capacitance
DS
D
Ciss
Crss
Coss
±760
65
V
= 0V, V = 25V
DS
GS
Reverse Transfer Capacitance
Output Capacitance
f = 1MHz
±75
pF
4
Co(cr)
175
Effective Output Capacitance, Charge Related
Effective Output Capacitance, Energy Related
V
= 0V, V = 0V to 5±±V
DS
GS
V
5
Co(er)
90
Qg
Qgs
Qgd
td(on)
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Current Rise Time
Turn-Off Delay Time
Current Fall Time
120
20
60
21
±1
95
27
= 0 to 10V, I = 9A,
GS
D
nC
ns
V
= 400V
DS
Resistive Switching
V = 5±±V, I = 9A
DD
tr
td(off)
tf
D
R
= 4.7Ω 6 , V
= 15V
GG
G
Source-Drain Diode Characteristics
Symbol
Parameter
Test Conditions
Min
Typ
Max
Unit
Continuous Source Current
(Body Diode)
D
S
MOSFET symbol
showing the
integral reverse p-n
junction diode
(body diode)
IS
19
A
G
Pulsed Source Current
(Body Diode) 1
ISM
70
VSD
trr
I
= 9A, T = 25°C, V
GS
= 0V
±
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
1.0
V
SD
J
I
= 9A, V = 100V
DD
860
16
ns
µC
SD
Qrr
diSD/dt = 100A/µs, T = 25°C
J
I
≤ 9A, di/dt ≤1000A/µs, V = 5±±V,
SD
DD
V/ns
dv/dt
Peak Recovery dv/dt
10
T = 125°C
J
1
2
±
Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
Starting at TJ = 25°C, L = 19.6±mH, RG = 10Ω, IAS = 9A.
Pulse test: Pulse Width < ±80µs, duty cycle < 2%.
4
5
Co(cr) is defined as a fixed capacitance with the same stored charge as COSS with VDS = 67% of V(BR)DSS.
Co(er) is defined as a fixed capacitance with the same stored energy as COSS with VDS = 67% of V(BR)DSS. To calculate Co(er) for any value of
VDS less than V(BR)DSS, use this equation: Co(er) = 1.19E-8/VDS^2 + 1.5±E-8/VDS + 5.89E-11.
6
RG is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)
Microsemi reserves the right to change, without notice, the specifications and information contained herein.
APT18M80B_S
25
20
15
10
50
40
±0
20
V
= 10V
T
= 125°C
GS
J
V
GS= 10, & 15V
TJ = -55°C
V
GS= 6, & 6.5V
5.5V
TJ = 25°C
5V
TJ = 125°C
5
0
10
0
4.5V
4V
TJ = 150°C
0
5
10
15
20
25
±0
0
0
0
5
10
15
20
25
±0
V
, DRAIN-TO-SOURCE VOLTAGE (V)
V
, DRAIN-TO-SOURCE VOLTAGE (V)
DS(ON)
DS
Figure 1, Output Characteristics
Figure 2, Output Characteristics
±.0
2.5
2.0
1.5
1.0
70
60
50
40
±0
20
10
0
NORMALIZED TO
= 10V 9A
VDS> ID(ON)
x RDS(ON) MAX.
250µSEC. PULSE TEST
@ <0.5 % DUTY CYCLE
V
@
GS
TJ = -55°C
TJ = 25°C
TJ = 125°C
0.5
0
-55 -25
0
25 50 75 100 125 150
T , JUNCTION TEMPERATURE (°C)
1
2
±
4
5
6
7
8
V
, GATE-TO-SOURCE VOLTAGE (V)
J
GS
Figure 3, R
vs Junction Temperature
Figure 4, Transfer Characteristics
DS(ON)
25
20
15
10
5
5,000
1,000
Ciss
TJ = -55°C
TJ = 25°C
TJ = 125°C
Coss
100
10
Crss
0
0
2
4
6
8
10 12 14
16
100 200 ±00 400 500 600 700 800
, DRAIN-TO-SOURCE VOLTAGE (V)
I , DRAIN CURRENT (A)
V
D
DS
Figure 5, Gain vs Drain Current
Figure 6, Capacitance vs Drain-to-Source Voltage
70
16
14
12
10
8
I
= 9A
D
60
50
VDS = 160V
VDS = 400V
40
TJ = 25°C
±0
20
6
TJ = 150°C
VDS = 640V
4
10
0
2
0
0
20 40 60 80 100 120 140 160 180
0
0.±
0.6
0.9
1.2
1.5
Q , TOTAL GATE CHARGE (nC)
V , SOURCE-TO-DRAIN VOLTAGE (V)
SD
g
Figure 7, Gate Charge vs Gate-to-Source Voltage
Figure 8, Reverse Drain Current vs Source-to-Drain Voltage
APT18M80B_S
100
10
100
10
I
I
DM
DM
1±µs
100µs
1±µs
100µs
R
1ms
10ms
ds(on)
1ms
10ms
T = 150°C
C = 25°C
1
1
J
100ms
DC line
T
R
ds(on)
100ms
DC line
Scaling for Different Case & Junction
Temperatures:
T = 125°C
J
I
D = ID(T = 25°C)*(T - TC)/125
T
C = 75°C
J
C
0.1
0.1
1
10
100
1000
1
10
, DRAIN-TO-SOURCE VOLTAGE (V)
DS
100
1000
V
, DRAIN-TO-SOURCE VOLTAGE (V)
V
DS
Figure 9, Forward Safe Operating Area
Figure 10, Maximum Forward Safe Operating Area
0.±0
0.25
0.20
0.15
0.10
D = 0.9
0.7
Note:
0.5
0.±
t
1
t
2
t
= Pulse Duration
t
1
SINGLE PULSE
1
t
/
2
Duty Factor D =
0.05
0
Peak T = P
x Z
+ T
θJC C
0.1
J
DM
0.05
10-5
10-4
10-±
10-2
10-1
1.0
RECTANGULAR PULSE DURATION (seconds)
Figure 11. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration
3
D PAK Package Outline
TO-247 (B) Package Outline
e±
100% Sn Plated
4.98 (.196)
5.08 (.200)
1.47 (.058)
1.57 (.062)
4.69 (.185)
5.±1 (.209)
15.95 (.628)
16.05(.6±2)
1±.41 (.528)
1±.51(.5±2)
15.49 (.610)
16.26 (.640)
1.04 (.041)
1.15(.045)
1.49 (.059)
2.49 (.098)
5.±8 (.212)
6.15 (.242) BSC
6.20 (.244)
Revised
8/29/97
11.51 (.45±)
11.61 (.457)
1±.79 (.54±)
1±.99(.551)
20.80 (.819)
21.46 (.845)
±.50 (.1±8)
±.81 (.150)
0.46 (.018)
0.56 (.022)
{± Plcs}
1.27 (.050)
1.40 (.055)
0.020 (.001)
0.178 (.007)
2.87 (.11±)
±.81 (.150)
4.50 (.177) Max.
±.12 (.12±)
1.98 (.078)
2.08 (.082)
4.06 (.160)
2.67 (.105)
2.84 (.112)
(Base of Lead)
1.65 (.065)
2.1± (.084)
1.22 (.048)
1.±2 (.052)
0.40 (.016)
0.79 (.0±1)
19.81 (.780)
20.±2 (.800)
Heat Sink (Drain)
and Leads
are Plated
5.45 (.215) BSC
{2 Plcs.}
1.01 (.040)
1.40 (.055)
Gate
Drain
Source
Source
Drain
Gate
Dimensions in Millimeters (Inches)
2.21 (.087)
2.59 (.102)
5.45 (.215) BSC
2-Plcs.
Dimensions in Millimeters and (Inches)
Microsemi's products are covered by one or more of U.S.patents 4,895,810 5,045,90± 5,089,4±4 5,182,2±4 5,019,522 5,262,±±6 6,50±,786
5,256,58± 4,748,10± 5,28±,202 5,2±1,474 5,4±4,095 5,528,058 and foreign patents. US and Foreign patents pending. All Rights Reserved.
相关型号:
©2020 ICPDF网 联系我们和版权申明