SY88883V [MICREL]
3.3V/5V 3.2Gbps CML LOW-POWER LIMITING POST AMPLIFIER WITH TTL SD; 3.3V / 5V的3.2Gbps CML低功率限幅后置放大器，带有TTL SD
| 型号： | SY88883V |
| 厂家： | 
MICREL SEMICONDUCTOR |
| 描述： | 3.3V/5V 3.2Gbps CML LOW-POWER LIMITING POST AMPLIFIER WITH TTL SD |
| 文件： | 总8页 (文件大小：77K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SY88883V
3.3V/5V 3.2Gbps CML LOW-POWER
LIMITING POST AMPLIFIER WITH TTL SD
FEATURES
DESCRIPTION
■ Multi-rate up to 3.2Gbps operation
The SY88883V low-power, limiting post amplifier is
designed for use in fiber optic receivers. The device connects
to typical transimpedance amplifiers (TIAs). The linear signal
output from TIAs can contain significant amounts of noise
and may vary in amplitude over time. The SY88883V
■ Wide gain-bandwidth product
• 38dB differential gain
• 2.2GHz 3dB bandwidth
■ Low noise 50Ω CML data outputs
quantizes these signals and outputs typically 800mV
PP
• 800mV output swing
PP
voltage-limited waveforms.
• 60ps edge rates
The SY88883V operates from a single +3.3V ±10% or
+5V ±10% power supply, over the industrial temperature
range of –40°C to +85°C. With its wide bandwidth and high-
gain, signals with data rates up to 3.2Gbps and as small as
• 5ps
typ. random jitter
RMS
• 15ps typ. deterministic jitter
PP
■ Chatter-free Signal Detect (SD) output
• 4.6dB electrical hysteresis
10mV can be amplified to drive devices with CML inputs
pp
• OC-TTL output with internal 5kΩ pull-up resistor
or AC-coupled PECL inputs.
■ Programmable SD sensitivity using single external
The SY88883V generates a signal detect (SD) open-
collector TTL output with internal 5kΩ pull-up resistor. A
resistor
programmable signal detect level set pin (SD ) sets the
sensitivity of the input amplitude detection. SD asserts high
■ Internal 50Ω data input termination
LVL
■ Wide operating range
if the input amplitude rises above the threshold set by SD
LVL
• Single 3.3V ±10% or 5V ±10% power supply
• –40°C to +85°C industrial temperature range
and de-asserts low otherwise. Typically 4.6dB SD hysteresis
is provided to prevent chattering.
All support documentation can be found on Micrel’s web
site at www.micrel.com.
■ Available in a tiny 10-pin MSOP (3mm × 3mm)
package
APPLICATIONS
■ 1.25Gbps and 2.5Gbps Gigabit Ethernet
■ 1.062Gbps and 2.125Gbps Fibre Channel
FUNCTIONAL BLOCK DIAGRAM
■ 155Mbps, 622Mbps, 1.25Gbps and 2.5Gbps
SONET/SDH
DOUT
DIN
Limiting
Amplifer
CML
Buffer
50Ω
■ Gigabit interface converter (GBIC)
/DIN
/DOUT
■ Small form factor (SFF) and small form factor
pluggable (SFP) transceivers
VCC
■ Parallel 10G Ethernet
–1.3V
VCC
■ High-gain line driver and line receiver
Level
VCC
Detect
GND
2.8kΩ
TYPICAL PERFORMANCE
5kΩ
OC-TTL
3.3V, 25°C, 10mVPP Input
SD
Buffer
@2.5Gbps 223
–1 PRBS, RLOAD = 50Ω to VCC
SDLVL
TIME (100ps/div.)
Rev.: B
Amendment:/0
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
1
Issue Date: August 2005
Micrel, Inc.
SY88883V
PACKAGE/ORDERING INFORMATION
Ordering Information
GND
DIN
1
2
3
4
5
10 VCC
Package
Operating
Range
Package
Marking
Lead
Finish
9
8
7
6
DOUT
Part Number
SY88883VKI
SY88823VKITR(1)
Type
K10-1
K10-1
K10-1
/DIN
/DOUT
VCC
SD
Industrial
Industrial
Industrial
883V
883V
Sn-Pb
Sn-Pb
GND
SDLVL
SY88823VKG
883V with
Pb-Free bar-line indicator
Pb-Free
NiPdAu
SY88823VKGTR(1)
K10-1
Industrial
883V with
Pb-Free bar-line indicator
Pb-Free
NiPdAu
10-Pin MSOP (K10-1)
Note:
1. Tape and Reel.
PIN DESCRIPTION
Pin Number
1, 4
Pin Name
GND
Type
Ground
Pin Function
Device ground.
2, 3
DIN, /DIN
Differential Data Input
Differential data input. Each pin internally terminates to an internal
reference voltage (VREF) through 50Ω.
5
6
SDLVL
SD
Input:
Default is
maximum sensitivity.
Signal Detect Level Set: A resistor from this pin to VCC sets the
threshold for the data input amplitude at which the SD output will be
asserted. Bypass with 0.01µF low ESR capacitor from SDLVL to VCC
to stabilize SDLVL
Signal Detect: Asserts high when the data input amplitude rises
above the threshold set by SDLVL
.
Open Collector
TTL Output with
internal 5kΩ pull-up
resistor
.
7, 10
8, 9
VCC
Power Supply
Positive power supply. Bypass with 0.1µF 0.01µF low ESR
capacitors. 0.01µF capacitors should be as close to VCC pins as
possible.
DOUT, /DOUT
Differential CML Output
Differential data output.
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
2
Micrel, Inc.
SY88883V
Absolute Maximum Ratings(1)
Operating Ratings(2)
Supply Voltage (V ) ....................................... 0V to +7.0V
Supply Voltage (V ) .............................. +3.0V to +3.6V or
CC
CC
............................................................ +4.5V to +5.5V
SD
Voltage ........................................................0 to V
LVL
CC
Ambient Temperature (T ) ......................... –40°C to +85°C
SD Current .................................................................±5mA
, /D Current ................................................±25mA
A
Junction Temperature (T ) ....................... –40°C to +120°C
D
J
OUT
OUT
(3)
Package Thermal Resistance
D , /D Current ......................................................±10mA
IN
IN
MSOP
Storage Temperature (T ) ....................... –65°C to +150°C
S
(θ ) Still-Air ..................................................113°C/W
JA
Lead Temperature (soldering, 20 sec.) ..................... 260°C
(ψ ) ................................................................74°C/W
JB
DC ELECTRICAL CHARACTERISTICS
VCC = 3.0V to 3.6V or 4.5V to 5.5V; RLOAD = 50Ω to VCC; TA = –40°C to +85°C; typical values at VCC = 3.3V, TA = 25°C.
Symbol
Parameter
Condition
Min
Typ
Max
Units
ICC
Power Supply Current(4)
3.3V
5V
19
21
28
31
mA
mA
ICC
Power Supply Current(5)
3.3V
5V
32
38
53
58
mA
mA
VREF
SDLVL
VOH
Internal Reference Voltage
SDLVL Level
VCC –1.3
V
V
VREF
VCC
VCC
Output HIGH Voltage
Note 6
Note 6
VCC–0.020 VCC–0.005
V
VOL
Output LOW Voltage
VCC–0.400 VCC–0.275
±80
V
VOFFSET
ZO
Differential Output Offset
Single-Ended Output Impedance
Single-Ended Input Impedance
mV
Ω
40
40
50
50
60
60
ZI
Ω
TTL DC ELECTRICAL CHARACTERISTICS
VCC = 3.0V to 3.6V or 4.5V to 5.5V; RLOAD = 50Ω to VCC; TA = –40°C to +85°C; typical values at VCC = 3.3V, TA = 25°C.
Symbol
VOH
Parameter
Condition
Min
Typ
Max
VCC
0.5
Units
SD Output HIGH Level
SD Output LOW Level
Sourcing 100µA
Sinking 2mA
2.4
V
V
VOL
Notes:
1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied
at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended
periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Thermal performance assumes use of 4-layer PCB.
4. Excludes current of CML output stage. See “Detailed Description.”
5. Total device current with no output load.
6. Output levels are based on a 50Ω to V load impedance. If the load impedance is different, the output level will be changed. Amplifier is in limiting
CC
mode.
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
3
Micrel, Inc.
SY88883V
AC ELECTRICAL CHARACTERISTICS
VCC = 3.0V to 3.6V or 4.5V to 5.5V; RLOAD = 50Ω to VCC; TA = –40°C to +85°C; typical values at VCC = 3.3V, TA = 25°C.
Symbol
HYS
PSRR
tOFF
Parameter
Condition
Min
Typ
4.6
35
Max
Units
dB
SD Hysteresis
Note 7
2
8
Power Supply Rejection Ratio
SD Release Time
SD Assert Time
dB
0.1
0.2
60
0.5
0.5
µs
tON
µs
tr, tf
Differential Output Rise/Fall Time
(20% to 80%)
Note 8
Note 9
120
ps
tJITTER
Deterministic
Random
15
5
psPP
psRMS
VID
Differential Input Voltage Swing
Differential Output Voltage Swing
SD Sensitivity Range
10
550
10
1800
50
mVPP
mVPP
mVPP
GHz
dB
VOD
VSR
Note 10
Note 11
800
B–3dB
AV(Diff)
S21
3dB Bandwidth
2.2
38
32
Differential Voltage Gain
Single-Ended Small-Signal Gain
32
26
dB
Notes:
7. Electrical signal.
8. With input signal V > 50mV and 50Ω load.
pp
ID
9. Deterministic jitter measured using K28.5 pattern at 2.488Gbps, V = 10mV . Random jitter measured using K28.7 pattern at 2.488Gbps,
pp
ID
V
= 10mV
.
PP
ID
10. Input is a 200MHz square wave, t < 300ps, 50Ω load. V ≥ 14mV
.
pp
r
ID
11. This is the detectable range of input amplitudes that can de-assert SD. The input amplitude to assert SD is 2–8dB higher than the de-assert
amplitude. See “Typical Operating Characteristics” for a graph showing how to choose a particular R
for a particular SD de-assert, and its
SDLVL
associated assert, amplitude.
TYPICAL OPERATING CHARACTERISTICS
V
= 3.3V, GND = 0V, T = 25°C, unless otherwise stated.
CC
A
SD Assert/De-assert Level
vs. R
SDLVL
90
80
70
60
50
40
30
20
10
0
ASSERT
DE-ASSERT
10
100
1000 10000 100000
R
SDLVL
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
4
Micrel, Inc.
SY88883V
DETAILED DESCRIPTION
Signal Detect
The SY88883V low-power limiting post amplifier operates
from a single +3.3V or +5V power supply, over temperatures
from –40°C to +85°C. Signals with data rates up to 3.2Gbps
The SY88883V generates a chatter-free signal detect
(SD) open-collector TTL output with internal 5kΩ pull-up
resistor as shown in Figure 5. SD is used to determine that
the input amplitude large enough to be considered a valid
input. SD asserts high if the input amplitude rises above the
and as small as 10mV can be amplified. Figure 1 shows
PP
the allowed input voltage swing. The SY88883V generates
an SD output. SD
amplitude detection.
sets the sensitivity of the input
LVL
threshold set by SD
and deasserts low otherwise.
LVL
Typically 4.6dB SD hysteresis is provided to prevent
chattering.
Input Amplifier/Buffer
The SY88883V’s inputs are internally terminated with 50Ω
to an internal reference voltage (V ). V is typically
Signal Detect-Level Set
REF
REF
1.3V below V . Unless not affected by this internal
A programmable signal detect-level set pin (SD ) sets
the threshold of the input amplitude detection. Connecting
CC
LVL
termination scheme, upstream devices need to be
AC-coupled to the SY88883V’s inputs. Figure 2 shows a
simplified schematic of the input stage.
an external resistor between V and SD
sets the voltage
CC
LVL
at SD . This voltage ranges from V
to V
. The
REF
LVL
CC
The high-sensitivity of the input amplifier allows signals
external resistor creates a voltage divider between V and
CC
as small as 10mV
to be detected and amplified. The
PP
V
as shown in Figure 6. If desired, an appropriate
REF
input amplifier allows input signals as large as 1800mV
.
PP
external voltage may be applied rather than using a resistor.
The smaller the external resistor, implying a smaller voltage
Input signals are linearly amplified with a typically 38dB
differential voltage gain. Since it is a limiting amplifier, the
difference from SD
to V , lowers the SD sensitivity.
LVL
CC
SY88883V outputs typically 800mV
voltage-limited
PP
Hence, larger input amplitude is required to assert SD.
“Typical Operating Characteristics” shows the relationship
between the input amplitude detection sensitivity and the
waveforms for input signals that are greater than 10mV
.
PP
Applications requiring the SY88883V to operate with high-
gain should have the upstream TIA placed as close as
possible to the SY88883V’s input pins to ensure the best
performance of the device.
SD
setting resistor.
LVL
Hysteresis
The SY88883V provides typically 4.6dB SD electrical
hysteresis. By definition, a power ratio measured in dB is
Output Buffer
2
The SY88883V’s CML output buffer is designed to drive
50Ω lines. The output buffer requires appropriate termination
10log(power ratio). Power is calculated as V /R for an
IN
electrical signal. Hence, the same ratio can be stated as
20log(voltage ratio). While in linear mode, the electrical
voltage input changes linearly with the optical power and,
hence, the ratios change linearly. Therefore, the optical
hysteresis in dB is half the electrical hysteresis in dB given
in the data sheet. The SY88883V provides typically 2.3dB
SD optical hysteresis. As the SY88883V is an electrical
device, this data sheet refers to hysteresis in electrical terms.
With 4.6dB SD hysteresis, a voltage factor of 1.7 is required
to assert SD from its deassert level.
for proper operation. An external 50Ω resistor to V
or
CC
equivalent for each output pin provides this. Figure 3 shows
a simplified schematic of the output stage and includes an
appropriate termination method. Of course, driving a
downstream device with a CML input that is internally
terminated with 50Ω to V eliminates the need for external
CC
termination. As noted in the previous section, the amplifier
outputs typically 800mV
waveforms across 25Ω total
PP
loads. The output buffer, thus, switches typically 16mA tail-
current. Figure 4 shows the power supply current
measurement which excludes the 16mA tail-current.
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
5
Micrel, Inc.
SY88883V
DATA+
5mV (Min.)
VIS(mV)
900mV (Max.)
DATA–
(DATA+) – (DATA–)
10mVpp (Min.)
VID(mVpp
)
1800mVpp (Max.)
Figure 1. V and V Definition
IS
ID
VCC
VCC
50Ω
0.1µF
50Ω
VCC
VREF
50Ω
50Ω
Z0 = 50Ω
Z0 = 50Ω
DOUT
/DOUT
50Ω 50Ω
AC-Coupling
Capacitors
0.1µF
DIN
0.1µF
/DIN
AC-Coupling
Capacitors
16mA
ESD
STRUCTURE
ESD
STRUCTURE
GND
GND
Figure 2. Input Structure
Figure 3. Output Structure
VCC
VCC
ICC
16mA
5kΩ
SD
50Ω
50Ω
Figure 5. SD Output Structure
ESD
STRUCTURE
VCC
RSDLVL
SDLVL
16mA
2.8kΩ
GND
VREF
Figure 4. Power Supply Current Measurement
Figure 6. SD
Setting Circuit
LVL
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
6
Micrel, Inc.
SY88883V
TYPICAL APPLICATIONS CIRCUIT
VCC
SD
0.1µF
0.1µF
0.1µF
DIN
DOUT
From
Transimpedance
Amp.
To
CDR
/DIN
/DOUT
SY88883V
0.1µF
SDLVL
GND
VCC
200kΩ
0.1µF
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
7
Micrel, Inc.
SY88883V
10 LEAD MSOP (K10-1)
Rev. 00
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.
Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can
reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into
the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s
use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser’s own risk and Purchaser agrees to fully indemnify
Micrel for any damages resulting from such use or sale.
© 2005 Micrel, Incorporated.
M9999-081005
hbwhelp@micrel.com or (408) 955-1690
8
相关型号：
©2020 ICPDF网 联系我们和版权申明