SY10E431JC [MICREL]
3-BIT DIFFERENTIAL FLIP-FLOP; 3位差分触发器
| 型号： | SY10E431JC |
| 厂家： | 
MICREL SEMICONDUCTOR |
| 描述： | 3-BIT DIFFERENTIAL FLIP-FLOP |
| 文件： | 总4页 (文件大小：64K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
3-BIT DIFFERENTIAL
FLIP-FLOP
SY10E431
SY100E431
DESCRIPTION
FEATURES
■ Differential D, clock and Q
The SY10/100E431 are 3-bit flip-flops with differential
clock, data input and data output.
■ Extended 100E VEE range of –4.2V to –5.5V
■ VBB output for single-ended use
The asynchronous Set and Reset controls are edge-
triggered rather than level controlled. This allows the user
to rapidly set or reset the flip-flop and then continue
clocking at the next clock edge without the necessity of
de-asserting the set/reset signal (as would be the case
with a level controlled set/reset).
The E431 is also designed with larger internal swings,
an approach intended to minimize the time spent crossing
the threshold region and thus reduces the metastability
susceptibility window.
■ 1100MHz min. toggle frequency
■ Edge-triggered asynchronous set and reset
■ Fully compatible with Motorola MC10E/100E431
■ Available in 28-pin PLCC package
BLOCK DIAGRAM
S0
PIN CONFIGURATION
S
R
D
D
0
0
D
D
D
Q
Q
Q
Q
0
0
CLK
CLK
0
0
R
0
25
24 23 22 21 20 19
26
27
28
1
18
17
16
15
14
13
12
CLK1
CLK1
R1
Q2
Q2
VCC
Q1
Q1
Q0
Q0
S
1
S
R
D
D
1
1
Q
Q
Q
Q
1
1
TOP VIEW
PLCC
VEE
S1
J28-1
CLK
CLK
1
1
2
3
D1
4
D1
R
1
5
6
7
8
9
10 11
S
2
S
R
D
D
2
2
Q
Q
Q
Q
2
2
CLK
CLK
2
2
R
2
PIN NAMES
V
BB
Pin
D[0:2], D[0:2]
CLK[0:2], CLK[0:2]
S[0:2]
Function
Differential Data Inputs
Differential Clock Inputs
Edge Triggered Set Inputs
(1)
TRUTH TABLE
Dn
L
CLKn
Rn
L
Sn
Qn
L
R[0:2]
Edge Triggered Reset Inputs
VBB Reference Output
Differential Data Outputs
VCC to Output
Z
Z
L
L
L
L
L
Z
VBB
H
X
L
H
L
Q[0:2], Q[0:2]
VCCO
Z
X
L
H
NOTE:
1. Z = LOW-to-HIGH transition.
Rev.: C
Amendment:/1
Issue Date: February, 1998
1
SY10E431
Micrel
SY100E431
DC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
Parameter
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
Condition
VBB
Output Reference Voltage
V
—
10E –1.38
100E –1.38
—
—
–1.27 –1.35
–1.26 –1.38
—
—
–1.25 –1.31
–1.26 –1.38
—
—
–1.19
–1.26
IIH
Input HIGH Current
—
—
150
—
—
150
—
—
150
µA
—
—
IEE
Power Supply Current
mA
10E
100E
—
—
110
110
132
132
—
—
110
110
132
132
—
—
110
127
132
152
VCMR
Common Mode Range
–1.5
—
0
–1.5
—
0
–1.5
—
0
V
1
NOTES:
1. VCMR is referenced to the most positive side of the differential input signal. Normal operation is obtained when the input signals are within the VCMR range
and the input swing is greater than VPP (min.) and <1V.
AC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
Parameter
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
Condition
fMAX
Max. Toggle Frequency
1100 1400
—
1100 1400
—
1100 1400
—
MHz
ps
—
—
tPLH
tPHL
Propagation Delay to Output
CLK (Diff)
CLK (SE)
R
S
450
400
550
550
600
600
725
725
750
800
925
925
450
400
550
550
600
600
725
725
750
800
925
925
450
400
550
550
600
600
725
725
750
800
925
925
tS
Set-up Time
ps
D
R
S
200
1000 700
1000 700
0
—
—
—
200
1000 700
1000 700
0
—
—
—
200
1000 700
1000 700
0
—
—
—
1
1
tH
Hold Time, D
200
400
—
0
—
—
—
200
400
—
0
—
—
—
200
400
—
0
—
—
—
ps
ps
—
—
2
tPW
tskew
Minimum Pulse Width, CLK
Within-Device Skew
50
—
—
50
—
—
50
—
—
ps
VPP (AC) Minimum Input Swing
150
275
—
150
275
—
150
275
—
mV
ps
3
tr
tf
Rise/Fall Time
20% to 80%
450
650
450
650
450
650
—
NOTES:
1. Theseset-uptimesdefinetheminimumtimetheCLKorSET/RESETinput
must wait after the assertion of the RESET/SET input to assure the proper
operation of the flip-flop.
2. Within-device skew is defined as identical transitions on similar paths
through a device.
PRODUCT ORDERING CODE
3. Minimum input swing for which AC parameters are guaranteed.
Ordering
Code
Package
Type
Operating
Range
SY10E431JC
J28-1
J28-1
J28-1
J28-1
Commercial
Commercial
Commercial
Commercial
SY10E431JCTR
SY100E431JC
SY100E431JCTR
2
SY10E431
Micrel
SY100E431
28 LEAD PLCC (J28-1)
Rev. 03
3
SY10E431
Micrel
SY100E431
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
4
相关型号：
SY10E431JI-TR
10E SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28
MICROCHIP
SY10E431JITR
10E SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, PLASTIC, LCC-28
MICREL
©2020 ICPDF网 联系我们和版权申明