SY100S834LZG [MICREL]
(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION CHIP; （ ÷ 1 ÷ 2 ÷4 ）OR （ ÷ 2 ÷ 4 ÷8 ）时钟发生芯片
| 型号： | SY100S834LZG |
| 厂家： | 
MICREL SEMICONDUCTOR |
| 描述： | (±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION CHIP |
| 文件： | 总5页 (文件大小：62K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
®
Precision Edge
(÷1, ÷2, ÷4) OR (÷2, ÷4, ÷8)
CLOCK GENERATION CHIP
SY100S834
SY100S834L
FEATURES
■ 3.3V and 5V power supply options
■ 50ps output-to-output skew
®
Precision Edge
■ Synchronous enable/disable
DESCRIPTION
■ Master Reset for synchronization
■ Internal 75KΩ input pull-down resistors
■ Available in 16-pin SOIC package
The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2,
÷4, ÷8) clock generation chip designed explicitly for low
skew clock generation applications. The internal dividers
are synchronous to each other, therefore, the common
output edges are all precisely aligned. The devices can
be driven by either a differential or single-ended ECL or,
if positive power supplies are used, PECL input signal.
In addition, by using the VBB output, a sinusoidal source
can be AC-coupled into the device. If a single-ended
input is to be used, the VBB output should be connected
to the CLK input and bypassed to ground via a 0.01µF
capacitor. The VBB output is designed to act as the
switching reference for the input of the SY100S834/L
under single-ended input conditions. As a result, this pin
can only source/sink up to 0.5mA of current.
The Function Select (FSEL) input is used to determine
what clock generation chip function is. When FSEL input
is LOW, SY100S834/L functions as a divide by 2, by 4
and by 8 clock generation chip. However, if FSEL input
is HIGH, it functions as a divide by 1, by 2 and by 4
clock generation chip. This latter feature will increase
the clock frequency by two folds.
TRUTH TABLE
CLK
Z
EN
L
MR
L
Function
Divide
ZZ
X
H
L
Hold Q0–2
X
H
Reset Q0–2
Notes:
Z = LOW-to-HIGH transition
ZZ = HIGH-to-LOW transition
FSEL
L
Q0 Outputs
Divide by 2
Divide by 1
Q1 Outputs
Divide by 4
Divide by 2
Q2 Outputs
Divide by 8
Divide by 4
H
The common enable (EN) is synchronous so that the
internal dividers will only be enabled/disabled when the
internal clock is already in the LOW state. This avoids
any chance of generating a runt clock pulse on the
internal clock when the device is enabled/disabled as
can happen with an asynchronous control. An internal
runt pulse could lead to losing synchronization between
the internal divider stages. The internal enable flip-flop is
clocked on the falling edge of the input clock, therefore,
all associated specification limits are referenced to the
negative edge of the clock input.
PIN NAMES
Pin
CLK
FSEL
EN
Function
Differential Clock Inputs
Function Select
Synchronous Enable
Master Reset
MR
VBB
Q0
Reference Output
Upon start-up, the internal flip-flops will attain a random
state; the master reset (MR) input allows for the
synchronization of the internal dividers, as well as for
multiple SY100S834/Ls in a system.
Differential ÷1 or ÷2 Outputs
Differential ÷2 or ÷4 Outputs
Differential ÷4 or ÷8 Outputs
Q1
Q2
Precision Edge is a registered trademark of Micrel, Inc.
Rev.: G
Amendment:/0
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
1
Issue Date: March 2006
Precision Edge®
SY100S834
Micrel, Inc.
SY100S834L
PACKAGE/ORDERING INFORMATION
Ordering Information
Package Operating
Package
Marking
Lead
Finish
1
2
16
15
Q
Q
0
0
VCC
Q
Part Number
Type
Z16-2
Z16-2
Z16-2
Range
÷1 or ÷2
SY100S834ZC
SY100S834ZCTR(1)
SY100S834LZC
Commercial
Commercial
Commercial
SY100S834ZC
SY100S834ZC
SY100S834LZC
SY100S834LZC
SY100S834ZI
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
Sn-Pb
NiPdAu
EN
R
Q
D
VCC
3
4
14
13
R
F
SEL
SY100S834LZCTR(1)
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Z16-2
Commercial
Industrial
Industrial
Industrial
Industrial
Industrial
Q
1
CLK
Q
SY100S834ZI
÷2 or ÷4
5
6
12
11
Q
1
CLK
SY100S834ZITR(1)
SY100S834LZI
SY100S834ZI
R
SY100S834LZI
SY100S834LZI
SY100S834ZG with
VCC
VBB
SY100S834LZITR(1)
SY100S834ZG(2)
Q
2
2
7
8
10 MR
9
Q
Pb-Free bar-line indicator Pb-Free
SY100S834ZG with NiPdAu
Pb-Free bar-line indicator Pb-Free
SY100S834LZG with NiPdAu
Pb-Free bar-line indicator Pb-Free
SY100S834LZG with NiPdAu
Pb-Free bar-line indicator Pb-Free
÷4 or ÷8
Q
VEE
R
SY100S834ZGTR(1, 2)
SY100S834LZG(2)
Z16-2
Z16-2
Z16-2
Industrial
Industrial
Industrial
16-Pin SOIC (Z16-2)
SY100S834LZGTR(1, 2)
Notes:
1. Tape and Reel.
2. Pb-Free package is recommended for new designs.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
2
Precision Edge®
SY100S834
Micrel, Inc.
SY100S834L
(1)
DC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = GND
TA = –40°C
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
IEE
Parameter
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
Power Supply Current
—
—
—
—
49
-1.26 -1.38
150
—
—
—
—
49
-1.26 -1.38
150
—
—
—
—
49
-1.26 -1.38
150
—
—
—
—
54
mA
V
VBB
Output Reference Voltage -1.38
Input HIGH Current
-1.26
150
IIH
—
—
—
—
µA
Note:
1. Parametric values specified at:
5 volt Power Supply Range 100S834 Series:
-4.2V to -5.5V.
3 volt Power Supply Range 100S834L Series -3.0V to -3.8V.
(1)
AC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = GND
TA = –40°C
TA = 0°C
TA = +25°C
TA = +85°C
Symbol
Parameter
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
tPLH
tPHL
Propagation Delay CLK 960 1100 1200 960 1100 1200 960 1100 1200 960 1100 1200
ps
to Output
MR 650
—
800
—
1010 650
800 1010 650
800 1010 650 800 1010
tskew
tS
Within-Device Skew(2)
Set-up Time EN
Hold Time EN
50
—
—
—
—
—
—
—
—
50
—
—
—
—
—
—
—
—
50
—
—
—
—
—
—
—
—
50
—
—
—
ps
ps
400
—
400
200
250
400
200
250
400
200
250
tH
200
—
ps
VPP
VCMR
Minimum Input Swing
250
—
mV
Common Mode Range(3)
CLK –1.3
—
–0.4 –1.4
525 275
—
–0.4
–1.4
—
–0.4
–1.4
—
–0.4
V
tr
tf
Output Rise/Fall Times
275
400
400
525
275
400
525
275 400
525
ps
Q (20% – 80%)
Notes:
1. Parametric values specified at:
5 volt Power Supply Range 100S834 Series:
3 volt Power Supply Range 100S834L Series -3.0V to -3.8V.
2. Within-Device Skew is specified for identical transition.
-4.2V to -5.5V.
3. TheCMRrangeisreferencedtothemostpositivesideofthedifferentialinputsignal. NormaloperationisobtainediftheHIGHlevelfallswithinthespecified
range and the peak-to-peak voltage lies between VPP min. and 1V. The lower end of the CMR range varies 1:1 with VEE. The numbers in the spec table
assume a nominal VEE = –3.3V. Note for PECL operation, the VCMR (min) will be fixed at 3.3V – IVCMR (min)I.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
3
Precision Edge®
SY100S834
Micrel, Inc.
SY100S834L
TIMING DIAGRAM
Internal Clock
Disabled
CLK
F
SEL = 0
Q
Q
Q
0
1
2
F
SEL = 1
Q
Q
Q
0
1
2
EN
TheENsignalwillfreezetheinternalclockstotheflip-flopsonthefirstfallingedgeofCLKafteritsassertion. Theinternaldividerswillmaintain
their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs will transition to their
next states in the same manner, time and relationship as they would have had the EN signal not been asserted.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
4
Precision Edge®
SY100S834
Micrel, Inc.
SY100S834L
16-PIN SOIC .150" WIDE (Z16-2)
Rev. 02
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.
Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can
reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into
the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s
use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser’s own risk and Purchaser agrees to fully indemnify
Micrel for any damages resulting from such use or sale.
© 2006 Micrel, Incorporated.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
5
相关型号：
SY100S834LZG-TR
100S SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MICROCHIP
SY100S834ZG
100S SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
MICROCHIP
©2020 ICPDF网 联系我们和版权申明