LTC1967IMS8#TRPBF [Linear]
LTC1967 - Precision Extended Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: -40°C to 85°C;
| 型号： | LTC1967IMS8#TRPBF |
| 厂家： | 
Linear |
| 描述： | LTC1967 - Precision Extended Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: -40°C to 85°C 转换器 光电二极管 |
| 文件： | 总28页 (文件大小：324K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LTC1967
Precision Extended
Bandwidth, RMS-to-DC Converter
U
FEATURES
DESCRIPTIO
High Linearity:
The LTC®1967 is a true RMS-to-DC converter that uses an
innovativedelta-sigmacomputationaltechnique.Theben-
efits of the LTC1967 proprietary architecture when com-
pared to conventional log-antilog RMS-to-DC converters
are higher linearity and accuracy, bandwidth independent
of amplitude and improved temperature behavior.
■
0.02% Linearity Allows Simple System Calibration
■
Wide Input Bandwidth:
Bandwidth to 0.1% Additional Gain Error: 40kHz
Bandwidth Independent of Input Voltage Amplitude
■
No-Hassle Simplicity:
True RMS-DC Conversion with Only One External
Capacitor
TheLTC1967operateswithsingle-endedordifferentialin-
put signals (for EMI/RFI rejection) and supports crest fac-
tors up to 4. Common mode input range is rail-to-rail. Dif-
ferential input range is 1VPEAK, and offers unprecedented
linearity. The LTC1967 allows hassle-free system calibra-
tion at any input voltage.
Delta Sigma Conversion Technology
■
Low Supply Current:
330µA Typ
Ultralow Shutdown Current:
0.1µA
Flexible Inputs:
Differential or Single Ended
Rail-to-Rail Common Mode Voltage Range
Up to 1VPEAK Differential Voltage
Flexible Output:
Rail-to-Rail Output
Separate Output Reference Pin Allows Level Shifting
■
■
The LTC1967 has a rail-to-rail output with a separate out-
put reference pin providing flexible level shifting; it oper-
atesonasinglepowersupplyfrom4.5Vto5.5V.Alowpower
shutdown mode reduces supply current to 0.1µA.
■
■
TheLTC1967ispackagedinthespace-savingMSOPpack-
age, which is ideal for portable applications.
, LTC and LT are registered trademarks of Linear Technology Corporation.
Protected under U.S. Patent Numbers 6,359,576, 6,362,677 and 6,516,291
Small Size:
Space Saving 8-Pin MSOP Package
U
APPLICATIO S
■
True RMS Digital Multimeters and Panel Meters
True RMS AC + DC Measurements
■
U
TYPICAL APPLICATIO
Linearity Performance
0.2
LTC1967, ∆Σ
Single Supply RMS-to-DC Converter
0
4.5V TO 5.5V
–0.2
–0.4
+
V
IN1
IN2
OUTPUT
LTC1967
C
DIFFERENTIAL
INPUT
+
–
AVE
V
OUT
1µF
–0.6
–0.8
–1.0
CONVENTIONAL
LOG/ANTILOG
OUT RTN
GND
EN
0.1µF
OPT. AC
COUPLING
60Hz SINEWAVE
100 200
1967 TA01
0
300
400
500
1967 TA01b
V
(mV AC
)
RMS
IN
1967f
1
LTC1967
W W U W
U W
U
ABSOLUTE AXI U RATI GS
PACKAGE/ORDER I FOR ATIO
(Note 1)
ORDER PART
Supply Voltage
V+ to GND............................................................. 6V
Input Currents (Note 2) ..................................... ±10mA
Output Current (Note 3)..................................... ±10mA
ENABLE Voltage ......................................... –0.3V to 6V
OUT RTN Voltage........................................ –0.3V to V+
Operating Temperature Range (Note 4)
NUMBER
TOP VIEW
LTC1967CMS8
LTC1967IMS8
GND
IN1
IN2
NC
1
2
3
4
8 ENABLE
7 V
6 OUT RTN
+
5 V
OUT
MS8 PACKAGE
8-LEAD PLASTIC MSOP
MS8 PART MARKING
LTTJ
TJMAX = 150°C, θJA = 220°C/ W
LTC1967C/LTC1967I ......................... –40°C to 85°C
Specified Temperature Range (Note 5)
LTC1967C/LTC1967I ......................... –40°C to 85°C
Maximum Junction Temperature ......................... 150°C
Storage Temperature Range ................ –65°C to 150°C
Lead Temperature (Soldering, 10 sec)................. 300°C
Consult LTC Marketing for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS
The ● denotes specifications which apply over the full operating
temperature range, otherwise specifications are TA = 25°C. V+ = 5V, VOUTRTN = 2.5V, CAVE = 10µF, VIN = 200mVRMS, VENABLE = 0.5V
unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Conversion Accuracy
G
ERR
Low Frequency Gain Error
50Hz to 5kHz Input (Notes 6, 7)
±0.1
±0.3
±0.4
%
%
●
V
Output Offset Voltage
Output Offset Drift
Linearity Error
(Notes 6, 7)
0.1
2
0.55
10
mV
µV/°C
%
OOS
∆V /∆T
(Note 11)
●
●
OOS
LIN
50mV to 350mV (Notes 7, 8)
(Note 9)
0.02
0.02
0.15
ERR
PSRRG
Power Supply Rejection
0.15
0.20
%/V
%/V
●
●
V
IOS
Input Offset Voltage
Input Offset Drift
(Notes 6, 7, 10)
(Note 11)
0.2
1
1.5
10
mV
∆V /∆T
µV/°C
IOS
Additional Error vs Crest Factor (CF)
CF = 3
CF = 5
60Hz Fundamental, 200mV
60Hz Fundamental, 200mV
●
●
0.2
5
mV
mV
RMS
RMS
Input Characteristics
V
Maximum Peak Input Swing
Input Voltage Range
Input Impedance
Accuracy = 1% (Note 14)
●
●
1
0
1.05
V
V
IMAX
+
I
V
VR
Z
Average, Differential (Note 12)
Average, Common Mode (Note 12)
5
100
MΩ
MΩ
IN
CMRRI
Input Common Mode Rejection
Minimum RMS Input
(Note 13)
●
●
●
50
400
5
µV/V
mV
V
IMIN
PSRRI
Power Supply Rejection
(Note 9)
250
600
µV/V
1967f
2
LTC1967
ELECTRICAL CHARACTERISTICS
unless otherwise noted.
The ● denotes specifications which apply over the full operating
temperature range, otherwise specifications are TA = 25°C. V+ = 5V, VOUTRTN = 2.5V, CAVE = 10µF, VIN = 200mVRMS, VENABLE = 0.5V
SYMBOL
Output Characteristics
OVR Output Voltage Range
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
+
●
●
●
0
V
V
kΩ
Z
Output Impedance
(Note 12)
40
50
50
65
OUT
CMRRO
Output Common Mode Rejection
Maximum Differential Output Swing
(Note 13)
250
µV/V
V
Accuracy = 1%, DC Input (Note 14)
1.0
0.9
1.05
V
V
OMAX
●
●
PSRRO
Power Supply Rejection
(Note 9)
250
1000
µV/V
Frequency Response
f
f
0.1% Additional Gain Error (Note 15)
40
4
kHz
1P
±3dB Frequency (Note 15)
MHz
–3dB
Power Supplies
+
V
Supply Voltage
Supply Current
●
●
4.5
5.5
V
I
IN1 = 20mV, IN2 = 0V
IN1 = 200mV, IN2 = 0V
320
340
390
µA
µA
S
Shutdown Characteristics
I
I
I
Supply Current
V
V
V
= 4.5V
= 4.5V
= 0.5V
●
●
●
0.1
–0.1
–0.5
2.1
10
µA
µA
µA
V
SS
IH
IL
ENABLE
ENABLE
ENABLE
ENABLE Pin Current High
ENABLE Pin Current Low
ENABLE Threshold Voltage
ENABLE Threshold Hysteresis
–1
–3
–0.1
V
V
TH
0.1
V
HYS
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
the four parameters: G , V , V and linearity error. Correlation tests
ERR OOS IOS
have shown that the performance limits can be guaranteed with the
additional testing being performed to guarantee proper operation of all
internal circuitry.
Note 2: The inputs (IN1, IN2) are protected by shunt diodes to GND and
+
V . If the inputs are driven beyond the rails, the current should be limited
to less than 10mA.
Note 3: The LTC1967 output (V ) is high impedance and can be
overdriven, either sinking or sourcing current, to the limits stated.
Note 8: The LTC1967 is inherently very linear. Unlike older log/antilog
circuits, its behavior is the same with DC and AC inputs, and DC inputs are
used for high speed testing.
OUT
Note 9: The power supply rejections of the LTC1967 are measured with
Note 4: The LTC1967C/LTC1967I are guaranteed functional over the
operating temperature range of –40°C to 85°C.
Note 5: The LTC1967C is guaranteed to meet specified performance from
0°C to 70°C. The LTC1967C is designed, characterized and expected to
meet specified performance from –40°C to 85°C but is not tested nor QA
sampled at these temperatures. The LTC1967I is guaranteed to meet
specified performance from –40°C to 85°C.
+
DC inputs from 50mV to 350mV. The change in accuracy from V = 4.5V
+
to V = 5.5V is divided by 1V.
Note 10: Previous generation RMS-to-DC converters required nonlinear
input stages as well as a nonlinear core. Some parts specify a “DC reversal
error,” combining the effects of input nonlinearity and input offset voltage.
The LTC1967 behavior is simpler to characterize and the input offset
voltage is the only significant source of “DC reversal error.”
Note 6: High speed automatic testing cannot be performed with
Note 11: Guaranteed by design.
C
= 10µF. The LTC1967 is 100% tested with C
= 47nF. Correlation
AVE
AVE
tests have shown that the performance limits can be guaranteed with the
additional testing being performed to guarantee proper operation of all the
internal circuitry.
Note 7: High speed automatic testing cannot be performed with 60Hz
inputs. The LTC1967 is 100% tested with DC and 10kHz input signals.
Measurements with DC inputs from 50mV to 350mV are used to calculate
Note 12: The LTC1967 is a switched capacitor device and the input/output
impedance is an average impedance over many clock cycles. The input
impedance will not necessarily lead to an attenuation of the input signal
measured. Refer to the Applications Information section titled “Input
Impedance” for more information.
1967f
3
LTC1967
ELECTRICAL CHARACTERISTICS
Note 13: The common mode rejection ratios of the LTC1967 are measured
Note 15: The LTC1967 exploits oversampling and noise shaping to reduce
the quantization noise of internal 1-bit analog-to-digital conversions. At
higher input frequencies, increasingly large portions of this noise are
aliased down to DC. Because the noise is shifted in frequency, it becomes
a low frequency rumble and is only filtered at the expense of increasingly
long settling times. The LTC1967 is inherently wideband, but the output
accuracy is degraded by this aliased noise.
with DC inputs from 50mV to 350mV. The input CMRR is defined as the
change in V measured between input levels of 0V to 350mV and input
IOS
+
+
+
levels of V – 350mV to V divided by V – 350mV. The output CMRR is
defined as the change in V
= V – 350mV divided by V – 350mV.
measured with OUT RTN = 0V and OUT RTN
OOS
+
+
Note 14: The LTC1967 input and output voltage swings are limited by
internal clipping. However, its ∆Σ topology is relatively tolerant of
momentary internal clipping.
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Gain and Offset
Gain and Offset
vs Input Common Mode Voltage
vs Output Common Mode Voltage
0.5
0.4
1.0
0.3
0.2
1.0
50mV ≤ V
≤ 350mV
50mV ≤ V
≤ 350mV
IN(PEAK)
IN(PEAK)
0.8
0.8
GAIN ERROR
GAIN ERROR
0.3
0.6
0.1
0.6
0.2
0.4
0
0.4
V
IOS
0.1
0.2
–0.1
–0.2
–0.3
–0.4
–0.5
–0.6
–0.7
0.2
V
OOS
0
0
0
V
OOS
–0.1
–0.2
–0.3
–0.4
–0.5
–0.2
–0.4
–0.6
–0.8
–1.0
–0.2
–0.4
–0.6
–0.8
–1.0
V
IOS
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
OUTPUT COMMON MODE VOLTAGE (V)
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
INPUT COMMON MODE VOLTAGE (V)
1967 G02
1967 G01
Gain and Offset vs Supply Voltage
Gain and Offsets vs Temperature
0.05
0.04
0.5
0.5
0.4
1.0
50mV ≤ V
≤ 350mV
50mV ≤ V
IN(PEAK)
≤ 350mV
IN(PEAK)
0.4
0.8
0.03
0.3
0.3
0.6
0.02
0.2
0.2
0.4
V
OOS
GAIN ERROR
0.01
0.1
0.1
0.2
GAIN ERROR
V
OOS
0
0
0
0
V
IOS
–0.01
–0.02
–0.03
–0.04
–0.05
–0.1
–0.2
–0.3
–0.4
–0.5
–0.1
–0.2
–0.3
–0.4
–0.5
–0.2
–0.4
–0.6
–0.8
–1.0
V
IOS
–40
–15
10
35
60
85
4.5
4.8
5.1
5.4
5.7
6.0
TEMPERATURE (°C)
SUPPLY VOLTAGE (V)
1967 G03
1967 G04
1967f
4
LTC1967
U W
TYPICAL PERFOR A CE CHARACTERISTICS
AC Linearity
Performance vs Crest Factor
Performance vs Large Crest Factors
220
210
200
190
180
170
160
150
140
130
120
0.20
0.15
0.10
0.05
0
201.0
200.8
200.6
200.4
200.2
200.0
199.8
199.6
199.4
199.2
199.0
200mV
AVE
O.1%/DIV
SCR WAVEFORMS
60Hz SINEWAVES
RMS
10Hz
20Hz
C
= 10µF
C
AVE
V
IN2
= 10µF
1kHz
= MIDSUPPLY
60Hz
10kHz
–0.05
–0.10
–0.15
–0.20
1kHz
200mV
AVE
5%/DIV
SCR WAVEFORMS
RMS
20Hz 60Hz
C
= 10µF
4
1
2
3
4
5
6
7
8
1
2
3
5
0
100
200
300
400
500
CREST FACTOR
CREST FACTOR
V
IN1
(mV AC )
RMS
1967 G06
1967 G05
1967 G07
DC Linearity
Supply Current vs Supply Voltage
Supply Current vs Temperature
450
0.10
0.08
345
340
V
= 5V
C
AVE
V
IN2
= 1µF
= MIDSUPPLY
S
400
350
300
250
200
150
100
50
0.06
0.04
335
0.02
330
325
0
–0.02
–0.04
–0.06
–0.08
–0.10
EFFECTS OF OFFSETS
MAY BE POSITIVE OR
320
315
NEGATIVE AT V = 0V
IN
0
–500
–300
–100
100
(mV)
300
500
0
1
2
5
6
85
3
4
–55 –35 –15
5
25 45 65
105 125
SUPPLY VOLTAGE (V)
V
TEMPERATURE (°C)
IN1
1967 G08
1967 G09
1967 G10
Shutdown Current
vs ENABLE Voltage
Input Signal Bandwidth
vs RMS Value
Input Signal Bandwidth
1000
100
10
202
200
198
196
500
400
300
200
100
0
300
0.1% ERROR
1% ERROR
10%
ERROR
200
I
S
100
0
194
192
I
EN
–100
–200
–300
–400
190
188
186
184
182
–3dB
1M
1%/DIV
C
= 1µF
AVE
–100
1
4
6
0
1
2
3
5
100
1k
10k
100k
1M
10M
100
1k
10k
100k
10M
ENABLE PIN VOLTAGE (V)
INPUT SIGNAL FREQUENCY (Hz)
INPUT SIGNAL FREQUENCY (Hz)
1967 G13
1967 G12
1967 G11
1967f
5
LTC1967
TYPICAL PERFOR A CE CHARACTERISTICS
U W
Input Common Mode Rejection
Ratio vs Frequency
DC Transfer Function Near Zero
Bandwidth to 200kHz
100
90
80
70
60
50
40
30
20
10
0
202
201
200
40
V
= MIDSUPPLY
4.5V COMMON
MODE INPUT
CONVERSION
TO DC OUTPUT
0.5%/DIV
IN2
35 THREE REPRESENTATIVE UNITS
C
AVE
= 47µF
30
25
20
15
10
5
199
198
197
196
195
0
–5
–10
–30
10
100
10k 100k
1k
INPUT FREQUENCY (Hz)
1M
10M
50k
100k
200k
0
150k
–20
0
10
20
30
–10
V
(mV DC)
INPUT FREQUENCY (Hz)
IN1
1967 G16
1967 G14
1967 G15
Output Accuracy
vs Signal Amplitude
Output Noise vs Input Frequency
1
0.1
10
5
V
IN2
= MIDSUPPLY
PEAK NOISE DURING
1% ERROR
10 SECOND MEASUREMENT
0
C
= 1µF
AVE
–5
C
= 10µF
AVE
DC
–1% ERROR
0.01
–10
–15
–20
C
= 100µF
AC – 60Hz
SINEWAVE
AVE
0.001
0
0.5
1
1.5
2
1k
10k
100k
INPUT FREQUENCY (Hz)
V
(V
)
IN1 RMS
1967 G18
1967 G17
1967f
6
LTC1967
U
U
U
PI FU CTIO S
GND (Pin 1): Ground. The power return pin.
OUT RTN (Pin 6): Output Return. The output voltage is
created relative to this pin. The VOUT and OUT RTN pins
are not balanced and this pin should be tied to a low
impedance, both AC and DC. Although it is often tied to
GND, it can be tied to any arbitrary voltage:
GND < OUT RTN < (V+ – Max Output)
V+ (Pin 7): Positive Voltage Supply. 4.5V to 5.5V.
IN1 (Pin 2): Differential Input. DC coupled (polarity is
irrelevant).
IN2 (Pin 3): Differential Input. DC coupled (polarity is
irrelevant).
V
OUT (Pin 5): Output Voltage. This is high impedance. The
RMS averaging is accomplished with a single shunt ca-
pacitor from this node to OUT RTN. The transfer function
is given by:
ENABLE (Pin 8): An Active-Low Enable Input. LTC1967 is
debiased if open circuited or driven to V+. For normal
operation, pull to GND.
V
OUT
– OUT RTN = Average IN2 –IN1 2
(
)
(
)
W U U
U
APPLICATIO S I FOR ATIO
RMS-TO-DC CONVERSION
Alternatives to RMS
Other ways to quantify dynamic waveforms include peak
detection and average rectification. In both cases, an
average (DC) value results, but the value is only accurate
at the one chosen waveform type for which it is calibrated,
typically sine waves. The errors with average rectification
are shown in Table 1. Peak detection is worse in all cases
and is rarely used.
Definition of RMS
RMS amplitude is the consistent, fair and standard way to
measure and compare dynamic signals of all shapes and
sizes. Simply stated, the RMS amplitude is the heating
potential of a dynamic waveform. A 1VRMS AC waveform
willgeneratethesameheatinaresistiveloadaswill1VDC.
Mathematically, RMS is the “Root of the Mean of the
Square”:
Table 1. Errors with Average Rectification vs True RMS
AVERAGE
RECTIFIED
WAVEFORM
Square Wave
Sine Wave
V
(V)
ERROR*
RMS = V2
RMS
V
1.000
1.000
1.000
1.000
1.000
0.900
0.866
0.637
11%
*Calibrate for 0% Error
–3.8%
Triangle Wave
+
1V DC
R
R
R
–
SCR at 1/2 Power,
–29.3%
Θ = 90°
SCR at 1/4 Power,
Θ = 114°
1.000
0.536
–40.4%
SAME
HEAT
1V AC
RMS
The last two entries of Table 1 are chopped sine waves as
is commonly created with thyristors such as SCRs and
Triacs. Figure 2a shows a typical circuit and Figure 2b
shows the resulting load voltage, switch voltage and load
1V (AC + DC) RMS
1967 F01
Figure 1
1967f
7
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
currents. The power delivered to the load depends on the
firing angle, as well as any parasitic losses such as switch
“ON” voltage drop. Real circuit waveforms will also typi-
cally have significant ringing at the switching transition,
dependent on exact circuit parasitics. For the purposes of
this data sheet, “SCR Waveforms” refers to the ideal
chopped sine wave, though the LTC1967 will do faithful
RMS-to-DC conversion with real SCR waveforms as well.
the lowpass filter. The input to the LPF is the calculation
from the multiplier/divider; (VIN)2/VOUT. The lowpass
filter will take the average of this to create the output,
mathematically:
2
V
(
)
IN
VOUT
=
,
VOUT
The case shown is for Θ = 90°, which corresponds to 50%
of available power being delivered to the load. As noted in
Table 1, when Θ = 114°, only 25% of the available power
is being delivered to the load and the power drops quickly
as Θ approaches 180°.
Because VOUT is DC,
2
2
V
(
)
IN
V
(
)
IN
=
, so
VOUT
VOUT
2
With an average rectification scheme and the typical
calibration to compensate for errors with sine waves, the
RMS level of an input sine wave is properly reported; it is
only with a non-sinusoidal waveform that errors occur.
Because of this calibration, and the output reading in
V
(
)
IN
VOUT
=
, and
VOUT
V
OUT
2 = V 2, or
(
)
(
)
IN
V
RMS, the term True-RMS got coined to denote the use of
2
VOUT
=
V
IN
= RMS V
(
)
(
)
IN
an actual RMS-to-DC converter as opposed to a calibrated
average rectifier.
2
V
(
)
IN
VOUT
V
I
LOAD
+
–
+
–
×
÷
V
V
LPF
V
IN
OUT
LOAD
THY
+
AC
MAINS
V
LINE
–
CONTROL
1967 F03
1967 F02a
Figure 2a
Figure 3. RMS-to-DC Converter with Implicit Computation
Unlike the prior generation RMS-to-DC converters, the
LTC1967 computation does NOT use log/antilog circuits,
which have all the same problems, and more, of log/
antilogmultipliers/dividers,i.e.,linearityispoor,theband-
widthchangeswiththesignalamplitudeandthegaindrifts
with temperature.
V
LINE
Θ
V
LOAD
V
THY
I
LOAD
1967 F02b
Figure 2b
How the LTC1967 RMS-to-DC Converter Works
TheLTC1967usesacompletelynewtopologyforRMS-to-
DC conversion, in which a ∆Σ modulator acts as the
divider, and a simple polarity switch is used as the multi-
plier1 as shown in Figure 4.
How an RMS-to-DC Converter Works
MonolithicRMS-to-DCconvertersuseanimplicitcompu-
tation to calculate the RMS value of an input signal. The
fundamental building block is an analog multiply/divide
used as shown in Figure 3. Analysis of this topology is
easy and starts by identifying the inputs and the output of
1Protected by multiple patents.
1967f
8
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
VIN
Note that the internal scalings are such that the ∆Σ output
D
α
VOUT
dutycycleislimitedto0%or100%onlywhenVIN exceeds
∆-Σ
±4 • VOUT
.
REF
V
IN
Linearity of an RMS-to-DC Converter
±1
V
LPF
OUT
Linearity may seem like an odd property for a device that
implements a function that includes two very nonlinear
processes: squaring and square rooting.
1967 F04
Figure 4. Topology of LTC1967
However, an RMS-to-DC converter has a transfer func-
tion, RMS volts in to DC volts out, that should ideally have
a 1:1 transfer function. To the extent that the input to
output transfer function does not lie on a straight line, the
part is nonlinear.
The ∆Σ modulator has a single-bit output whose average
duty cycle (D) will be proportional to the ratio of the input
signal divided by the output. The ∆Σ is a 2nd order
modulator with excellent linearity. The single-bit output is
used to selectively buffer or invert the input signal. Again,
this is a circuit with excellent linearity, because it operates
at only two points: ±1 gain; the average effective multipli-
cation over time will be on the straight line between these
two points. The combination of these two elements again
A more complete look at linearity uses the simple model
shown in Figure 5. Here an ideal RMS core is corrupted by
both input circuitry and output circuitry that have imper-
fecttransferfunctions. Asnoted, inputoffsetisintroduced
in the input circuitry, while output offset is introduced in
the output circuitry.
creates a lowpass filter input signal equal to (VIN)2/VOUT
,
which,asshownabove,resultsinRMS-to-DCconversion.
Any nonlinearity that occurs in the output circuity will
corrupt the RMS in to DC out transfer function. A nonlin-
earity in the input circuitry will typically corrupt that
transfer function far less simply because with an AC input,
the RMS-to-DC conversion will average the nonlinearity
from a whole range of input values together.
The lowpass filter performs the averaging of the RMS
function and must be a lower corner frequency than the
lowest frequency of interest. For line frequency measure-
ments, this filter is simply too large to implement on-chip,
but the LTC1967 needs only one capacitor on the output
to implement the lowpass filter. The user can select this
capacitor depending on frequency range and settling time
requirements, as will be covered in the Design Cookbook
section to follow.
But the input nonlinearity will still cause problems in an
RMS-to-DC converter because it will corrupt the accuracy
as the input signal shape changes. Although an RMS-to-
DC converter will convert any input waveform to a DC
output, the accuracy is not necessarily as good for all
waveforms as it is with sine waves. A common way to
describe dynamic signal wave shapes is Crest Factor. The
crestfactoristheratioofthepeakvaluerelativetotheRMS
value of a waveform. A signal with a crest factor of 4, for
instance, has a peak that is four times its RMS value.
Thistopologyisinherentlymorestableandlinearthanlog/
antilogimplementationsprimarilybecauseallofthesignal
processing occurs in circuits with high gain op amps
operating closed loop.
More detail of the LTC1967 inner workings is shown in the
Simplified Schematic towards the end of this data sheet.
INPUT CIRCUITRY
IDEAL
RMS-TO-DC
CONVERTER
OUTPUT CIRCUITRY
• V
• V
INPUT
OUTPUT
IOS
OOS
• INPUT NONLINEARITY
• OUTPUT NONLINEARITY
1967 F05
Figure 5. Linearity Model of an RMS-to-DC Converter
1967f
9
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
lowestfrequencysignalsofinterest.Forasingleaveraging
capacitor, the accuracy at low frequencies is depicted in
Figure 6.
Because this peak has energy (proportional to voltage
squared)thatis16times(42)theenergyoftheRMSvalue,
the peak is necessarily present for at most 6.25% (1/16)
of the time.
Figure 6 depicts the so-called “DC error” that results at a
given combination of input frequency and filter capacitor
values2. It is appropriate for most applications, in which
theoutputisfedtoacircuitwithaninherentlyband-limited
frequency response, such as a dual slope/integrating A/D
converter,a∆ΣA/Dconverterorevenamechanicalanalog
meter.
The LTC1967 performs very well with crest factors of 4 or
less and will respond with reduced accuracy to signals
with higher crest factors. The high performance with crest
factors less than 4 is directly attributable to the high
linearity throughout the LTC1967.
However,iftheoutputisexaminedonanoscilloscopewith
a very low frequency input, the incomplete averaging will
be seen, and this ripple will be larger than the error
depicted in Figure 6. Such an output is depicted in
Figure 7. The ripple is at twice the frequency of the input
DESIGN COOKBOOK
The LTC1967 RMS-to-DC converter makes it easy to
implement a rather quirky function. For many applications
all that will be needed is a single capacitor for averaging,
appropriate selection of the I/O connections and power
supply bypassing. Of course, the LTC1967 also requires
power. A wide variety of power supply configurations are
shown in the Typical Applications section towards the end
of this data sheet.
2This frequency-dependent error is in additon to the static errors that affect all readings and are
therefore easy to trim or calibrate out. The “Error Analyses” section to follow discusses the effect
of static error terms.
ACTUAL OUTPUT
WITH RIPPLE
IDEAL
OUTPUT
f = 2 × f
INPUT
DC
PEAK
RIPPLE
(5%)
ERROR
Capacitor Value Selection
(0.05%)
The RMS or root-mean-squared value of a signal, the root
of the mean of the square, cannot be computed without
someaveragingtoobtainthemeanfunction.TheLTC1967
true RMS-to-DC converter utilizes a single capacitor on
the output to do the low frequency averaging required for
RMS-to-DC conversion. To give an accurate measure of a
dynamic waveform, the averaging must take place over a
sufficiently long interval to average, rather than track, the
DC
PEAK
AVERAGE
OF ACTUAL
OUTPUT
ERROR =
DC ERROR +
PEAK RIPPLE
(5.05%)
TIME
1967 F07
Figure 7. Output Ripple Exceeds DC Error
0
–0.2
C = 10µF
C = 22µF
–0.4
C = 4.7µF
–0.6
–0.8
–1.0
C = 2.2µF
C = 1µF
C = 0.47µF
C = 0.22µF
C = 0.1µF
–1.2
–1.4
–1.6
–1.8
–2.0
1
10
100
INPUT FREQUENCY (Hz)
1967 F06
Figure 6. DC Error vs Input Frequency
1967f
10
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
0
–0.2
–0.4
–0.6
–0.8
–1.0
–1.2
–1.4
–1.6
–1.8
–2.0
C = 100µF
C = 47µF
C = 22µF
C = 10µF
C = 4.7µF
C = 2.2µF
C = 1µF
1
10
INPUT FREQUENCY (Hz)
100
1967 F08
Figure 8. Peak Error vs Input Frequency with One Cap Averaging
because of the computation of the square of the input. The
typicalvaluesshown,5%peakripplewith0.05%DCerror,
occur with CAVE = 1.5µF and fINPUT = 10Hz.
it can aggravate the effects discussed in the previous
section. If a ceramic capacitor is used, it may be neces-
sary to use a much higher nominal value in order to
assure the low frequency accuracy desired.
IftheapplicationcallsfortheoutputoftheLTC1967tofeed
a sampling or Nyquist A/D converter (or other circuitry
that will not average out this double frequency ripple) a
larger averaging capacitor can be used. This trade-off is
depicted in Figure 8. The peak ripple error can also be
reduced by additional lowpass filtering after the LTC1967,
but the simplest solution is to use a larger averaging
capacitor.
Another parasitic of ceramic capacitors is leakage, which
is again dependent on voltage and particularly tempera-
ture. If the leakage is a constant current leak, the I • R drop
of the leak multiplied by the output impedance of the
LTC1967willcreateaconstantoffsetoftheoutputvoltage.
If the leak is Ohmic, the resistor divider formed with the
LTC1967 output impedance will cause a gain error. For
<0.1% gain accuracy degradation, the parallel impedance
of the capacitor leakage will need to be >1000 times the
LTC1967 output impedance. Accuracy at this level can be
hard to achieve with a ceramic capacitor, particularly with
a large value of capacitance and at high temperature.
A 2.2µF capacitor is a good choice for many applications.
The peak error at 50Hz/60Hz will be <1% and the DC error
will be <0.1% with frequencies of 10Hz or more.
Note that both Figure 6 and Figure 8 assume AC-coupled
waveforms with a crest factor less than 2, such as sine
waves or triangle waves. For higher crest factors and/or
AC + DC waveforms, a larger CAVE will generally be
required. See “Crest Factor and AC + DC Waveforms.”
For critical applications, a film capacitor, such as metal-
ized polyester, will be a much better choice. Although
more expensive, and larger for a given value, the value
stability and low leakage make metal-film capacitors a
trouble-free choice.
Capacitor Type Selection
With any type of capacitor, the self-resonance of the
capacitor can be an issue with the switched capacitor
LTC1967. If the self-resonant frequency of the averaging
capacitor is 1MHz or less, a second smaller capacitor
should be added in parallel to reduce the impedance seen
by the LTC1967 output stage at high frequencies. A
capacitor 100 times smaller than the averaging capacitor
willtypicallybesmallenoughtobealowcostceramicwith
The LTC1967 can operate with many types of capacitors.
The various types offer a wide array of sizes, tolerances,
parasitics, package styles and costs.
Ceramicchipcapacitorsofferlowcostandsmallsize, but
are not recommended for critical applications. The value
stability over voltage and temperature is poor with many
types of ceramic dielectrics. This will not cause an RMS-
to-DCaccuracyproblemexceptatlowfrequencies,where
a high quality dielectric such as X7R or NPO/COG.
1967f
11
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
Input Connections
work well with dual supply configurations, but in single
supply configurations it will be necessary to raise the volt-
age on the grounded input to assure that the signal at the
active input stays within the range of 0V to V+. If there is
already a suitable voltage reference available, connect the
second input to that point. If not, a midsupply voltage can
be created with two resistors as shown in Figure 9b.
The LTC1967 input is differential and DC coupled. The
LTC1967 responds to the RMS value of the differential
voltage between Pin 2 and Pin 3, including the DC portion
of that difference. However, there is no DC-coupled path
fromtheinputstoground.Therefore,atleastoneofthetwo
inputsmustbeconnectedwithaDC-returnpathtoground.
Finally, if the input voltage is known to be between 0V and
V+, it can be AC coupled by using the configuration shown
in Figure 9c. Whereas the DC return path was provided
through Pin 3 in Figures 9a and 9b, in this case, the return
path is provided on Pin 2, through the input signal volt-
ages. Theswitchedcapacitoractionbetweenthetwoinput
pins of the LTC1967 will cause the voltage on the coupling
capacitor connected to the second input to follow the DC
average of the input voltage.
Both inputs must be connected to something. If either
input is left floating, a zero volt output will result.
For single-ended DC-coupled applications, simply con-
nect one of the two inputs (they are interchangeable) to
the signal, and the other to ground. This will work well for
dual supply configurations, but for single supply con-
figurations it will only work well for unipolar input sig-
nals.TheLTC1967inputvoltagerangeisfromrail-to-rail,
and when the input is driven above V+ or below GND the
gainandoffseterrorswillincreasesubstantiallyafterjust
a few hundred millivolts of overdrive. Fortunately, most
single supply circuits measuring a DC-coupled RMS
value will include some reference voltage other than
ground, andthesecondLTC1967inputcanbeconnected
to that point.
Fordifferentialinputapplications,connectthetwoinputsto
the differential signal. If AC coupling is desired, one of the
two inputs can be connected through a series capacitor.
In all of these connections, to choose the input coupling
capacitor, CC, calculate the low frequency coupling time
constant desired, and divide by the LTC1967 differential
input impedance. Because the LTC1967 input impedance
is about 100 times its output impedance, this capacitor is
typically much smaller than the output averaging capaci-
tor. Its requirements are also much less stringent, and a
ceramic chip capacitor will usually suffice.
Forsingle-endedAC-coupledapplications,Figure9shows
three alternate topologies. The first one, shown in Figure
9a uses a coupling capacitor to one input while the other
isgrounded.ThiswillremovetheDCvoltagedifferencefrom
the input to the LTC1967, and it will therefore not be part
of the resulting output voltage. Again, this connection will
+
+
+
V
V
V
C
C
C
C
LTC1967
IN1
IN2
LTC1967
IN1
IN2
LTC1967
IN1
IN2
2
3
2
3
2
3
V
IN
V
V
IN
IN
+
GND
1967 F07
+
V
C
C
DC
–
–
V
V
R1
20k
R2
20k
(9b)
(9c)
(9a)
Figure 9. Single-Ended AC-Coupled Input Connection Alternatives
1967f
12
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
Output Connections
Forlaboratoryevaluation,itmaysufficetouseabench-top
DMM with the ability to disconnect the 10MΩ shunt.
The LTC1967 output is differentially, but not symmetri-
cally, generated. That is to say, the RMS value that the
LTC1967computeswillbegeneratedontheoutput(Pin5)
relative to the output return (Pin 6), but these two pins are
not interchangeable. For most applications, Pin 6 will be
tied to ground (Pin 1). However, Pin 6 can be tied to any
voltage between 0V and V+ (Pin 7) less the maximum
output voltage swing desired. This last restriction keeps
VOUT itself (Pin 5) within the range of 0V to V+. If a
reference level other than ground is used, it should be a
low impedance, both AC and DC, for proper operation of
the LTC1967.
If you are still having trouble, it may be helpful to skip
ahead a few pages and review the Troubleshooting Guide.
What About Response Time?
With a large value averaging capacitor, the LTC1967 can
easily perform RMS-to-DC conversion on low frequency
signals. It compares quite favorably in this regard to prior-
generation products because nothing about the ∆Σ
circuitry is temperature sensitive. So the RMS result
doesn’t get distorted by signal driven thermal fluctuations
like a log-antilog circuit output does.
In any configuration, the averaging capacitor should be
connected between Pins 5 and 6. The LTC1967 RMS-DC
output will be a positive voltage created at VOUT (Pin 5)
with respect to OUT RTN (Pin 6).
However, using large value capacitors results in a slow
response time. Figure 10 shows the rising and falling step
responses with a 1µF averaging capacitor. Although they
both appear at first glance to be standard exponential-
decay type settling, they are not. This is due to the
nonlinear nature of an RMS-to-DC calculation. Also note
the change in the time scale between the two; the rising
edge is more than twice as fast to settle to a given
accuracy. Again this is a necessary consequence of RMS-
to-DC calculation.3
Power Supply Bypassing
The LTC1967 is a switched capacitor device, and large
transient power supply currents will be drawn as the
switching occurs. For reliable operation, standard power
supply bypassing must be included. A 0.01µF capacitor
from V+ (Pin 7) to GND (Pin 1) located close to the device
will suffice. If there is a good quality ground plane avail-
able, the capacitors can go directly to that instead. Power
supply bypass capacitors can, of course, be inexpensive
ceramic types.
Although shown with a step change between 0mV and
100mV, the same response shapes will occur with the
LTC1967 for ANY step size. This is in marked contrast to
priorgenerationlog/antilogRMS-to-DCconverters,whose
averaging time constants are dependent on the signal
level, resulting in excruciatingly long waits for the output
to go to zero.
Up and Running!
If you have followed along this far, you should have the
LTC1967 up and running by now! Don’t forget to enable
thedevicebygroundingPin8, ordrivingitwithalogiclow.
The shape of the rising and falling edges will be dependent
onthetotalpercentchangeinthestep,butforlessthanthe
100% changes shown in Figure 10, the responses will be
less distorted and more like a standard exponential decay.
For example, when the input amplitude is changed from
Keep in mind that the LTC1967 output impedance is fairly
high, and that even the standard 10MΩ input impedance
ofadigitalmultimeter(DMM)ora10×scopeprobewillload
down the output enough to degrade its typical gain error
of 0.1%. In the end application circuit, either a buffer or
another component with an extremely high input imped-
ance(suchasadualslopeintegratingADC)shouldbeused.
3 To convince oneself of this necessity, consider a pulse train of 50% duty cycle between 0mV and
100mV. At very low frequencies, the LTC1967 will essentially track the input. But as the input
frequency is increased, the average result will converge to the RMS value of the input. If the rise and
fall characteristics were symmetrical, the output would converge to 50mV. In fact though, the RMS
value of a 100mV DC-coupled 50% duty cycle pulse train is 70.71mV, which the asymmetrical rise
and fall characteristics will converge to as the input frequency is increased.
1967f
13
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
100mV to 110mV (+10%) and back (–10%), the step
responses are essentially the same as a standard expo-
nential rise and decay between those two levels. In such
cases, the time constant of the decay will be in between
that of the rising edge and falling edge cases of Figure 10.
Therefore, the worst case is the falling edge response as
it goes to zero, and it can be used as a design guide.
But with 100µF, the settling time to even 10% is a full 20
seconds, which is a long time to wait. What can be done
about such a design? If the reason for choosing 100µF is
to keep the DC error with a 100mHz input less than 0.1%,
the answer is: not much. The settling time to 1% of 32
seconds is just 3.2 cycles of this extremely low frequency.
Averaging very low frequency signals takes a long time.
Figure 11 shows the settling accuracy vs settling time for
a variety of averaging capacitor values. If the capacitor
value previously selected (based on error requirements)
gives an acceptable settling time, your design is done.
However, if the reason for choosing 100µF is to keep the
peak error with a 10Hz input less than 0.1%, there is
another way to achieve that result with a much improved
settling time.
120
120
C
AVE
= 1µF
C
AVE
= 1µF
100
100
80
60
80
60
40
20
0
40
20
0
0
0.05
0.1
0.15
0.2
0.25
0
0.1
0.2
0.3
0.4
0.5
TIME (SEC)
TIME (SEC)
1967 F10a
1967 F10b
Figure 10b. LTC1967 Falling Edge with CAVE = 1µF
Figure 10a. LTC1967 Rising Edge with CAVE = 1µF
10
C = 0.1µF
C = 0.22µF C = 0.47µF C = 1µF
C = 2.2µF
C = 4.7µF
C = 10µF
C = 22µF
C = 47µF
C = 100µF
1
0.1
0.01
0.1
1
10
100
SETTLING TIME (SEC)
1966 F12
Figure 11. Settling Time with One Cap Averaging
1967f
14
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
Reducing Ripple with a Post Filter
concern. To do this, tie all three ground symbols shown in
Figure 12 to the signal reference, as well as to the differ-
ential return for the circuitry that follows.
The output ripple is always much larger than the DC error,
so filtering out the ripple can reduce the peak error
substantially, without the large settling time penalty of
simply increasing the averaging capacitor.
Figure 13 shows an alternative 2nd order post filter, for a
net 3rd order filtering of the LTC1967 RMS calculation. It
also uses the 50kΩ output impedance of the LTC1967 as
the first resistor of a 3rd order active-RC filter, but this
topology filters without buffering so that the op amp DC
errorcharacteristics do not affectthe output. Althoughthe
outputimpedanceoftheLTC1967isincreasedfrom50kΩ
to 168kΩ, this is not an issue with an extremely high input
impedance load, such as a dual-slope integrating ADC like
the ICL7106. And it allows a generic op amp to be used,
such as the SOT-23 one shown. Furthermore, it easily
works on a single supply rail by tying the noninverting
input of the op amp to a low noise reference as optionally
shown.ThisreferencewillnotchangetheDCvoltageatthe
circuit output, although it does become the AC ground for
the filter, thus the (relatively) low noise requirement.
Figure 12 shows a basic 2nd order post filter, for a net 3rd
order filtering of the LTC1967 RMS calculation. It uses the
50kΩ output impedance of the LTC1967 as the first resis-
torofa3rdorderSallen-Keyactive-RCfilter. Thistopology
features a buffered output, which can be desirable de-
pending on the application. However, there are disadvan-
tages to this topology, the first of which is that the op amp
inputvoltageandcurrenterrorsdirectlydegradetheeffec-
tive LTC1967 VOOS. The table inset in Figure 12 shows
these errors for four of Linear Technology’s op amps.
A second disadvantage is that the op amp output has to
operateoverthesamerangeastheLTC1967output,includ-
ingground,whichinsinglesupplyapplicationsisthenega-
tivesupply.AlthoughtheLTC1967outputwillfunctionfine
justmillivoltsfromtherail,mostopampoutputstages(and
evensomeinputstages)willnot.Thereareatleasttwoways
toaddressthis.Firstofall,theopampcanbeoperatedsplit
supply if a negative supply is available. Just the op amp
would need to do so; the LTC1967 can remain single sup-
ply. Asecondwaytoaddressthisissueistocreateasignal
referencevoltageahalfvoltorsoaboveground.Thisismost
attractive when the circuitry that follows has a differential
input, so that the tolerance of the signal reference is not a
Step Responses with a Post Filter
B
oth of the post filters, shown in Figures 12 and 13, are
optimized for additional filtering with clean step re-
sponses. The 50kΩ output impedance of the LTC1967
workingintoa2.2µFcapacitorformsa1storderLPFwith
a –3dB frequency of ~1.45Hz. The two filters have 2.2µF
at the LTC1967 output for easy comparison with a
2.2µF-only case, and both have the same relative Bessel-
like shape. However, because of the topological differ-
ences of pole placements between the various compo-
nents within the two filters, the net effective bandwidth
for Figure 12 is slightly higher (≈1.2 • 1.45 ≈ 1.7Hz) than
with 2.2µF alone, while the bandwidth for Figure 13 is
C1
2.2µF
R
B
–
+
R1
23.2k
R2
102k
LT1880
5
6
R1
118k
5
LTC1967
C
C2
0.22µF
AVE
2.2µF
LTC1967
C
C1
0.47µF
C2
0.47µF
AVE
R2
402k
6
2.2µF
OP AMP
LT1494 LT1880 LT1077 LTC2054
–
LTC1967 V
±500µV
OOS
OTHER
REF VOLTAGE,
SEE TEXT
V
±375µV ±150µV ±60µV
±43µV ±195µV ±329µV ±52µV
TOTAL OFFSET ±918µV ±845µV ±889µV ±555µV
±3µV
IOS
LT1782
I
• R
+
B/OS
R
VALUE
174k
1µA
SHORT
1.2mA
174k
48µA
SHORT
150µA
B
I
SQ
1067 F13
1967 F12
Figure 12. Buffered Post Filter
Figure 13. DC Accurate Post Filter
1967f
15
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
somewhat lower (≈0.7 • 1.45 ≈ 1Hz) than with 2.2µF
alone. To adjust the bandwidth of either of them, simply
scale all the capacitors by a common multiple, and leave
the resistors unchanged.
Figure15showsthestepresponseofthesamethreecases
withaburstof60Hzratherthan10Hz.With60Hz,theinitial
portion of the step response is free of the boost seen in
Figure 14 and the two post-filter responses have less than
1% overshoot. The 2.2µF-only case still has noticeable
120Hz ripple, but both filters have removed all detectable
ripple on this scale. This is to be expected; the first order
filter will reduce the ripple about 6:1 for a 6:1 change in
frequency, while the third order filters will reduce the
ripple about 63:1 or 216:1 for a 6:1 change in frequency.
The step responses of the LTC1967 with 2.2µF-only and
with the two post filters are shown in Figure 14. This is the
rising edge RMS output response to a 10Hz input starting
at t = 0. Although the falling edge response is the worst
case for settling, the rising edge illustrates the ripple that
these post filters are designed to address, so the rising
edge makes for a better intuitive comparison.
Again, the two filter topologies have the same relative
shape, so the step response and ripple filtering trade-offs
of the two are the same, with the same performance of
each possible with the other by scaling it accordingly.
Figures 16 and 17 show the peak error vs. frequency for a
selection of capacitors for the two different filter topolo-
gies. To keep the clean step response, scale all three
capacitors within the filter. Scaling the buffered topology
of Figure 12 is simple because the capacitors are in a
10:1:10 ratio. Scaling the DC accurate topology of Figure
14canbedonewithstandardvaluecapacitors;onedecade
of scaling is shown in Table 2.
TheinitialriseoftheLTC1967willhaveenhancedslewrates
with DC and very low frequency inputs due to saturation
effectsinthe∆Σmodulator.ThisisseeninFigure14intwo
ways.First,the2.2µF-onlyoutputisseentoriseveryquickly
in the first 40ms. The second way this effect shows up is
thatthepostfilteroutputshaveamodestovershoot,onthe
order of 3mV to 4mV, or 3% to 4%. This is only an issue
with input frequency bursts at 50Hz or less, and even with
the overshoot, the settling to a given level of accuracy
improves due to the initial speedup.
As predicted by Figure 6, the DC error with 2.2µF is well
under 1mV and is not noticeable at this scale. However, as
predicted by Figure 8, the peak error with the ripple from
a10Hzinputismuchlarger,inthiscaseabout5mV.Ascan
be clearly seen, the post filters reduce this ripple. Even the
wider bandwidth of Figure 12’s filter is seen to cut the
ripple down substantially (to <1mV) while the settling to
1%happensfaster.WiththenarrowerbandwidthofFigure
14’s filter, the step response is somewhat slower, but the
double frequency output ripple is just 150µV.
Table 2: One Decade of Capacitor Scaling for Figure 13 with EIA
Standard Values
C
C = C =
1 2
AVE
1µF
0.22µF
0.33µF
0.47µF
0.68µF
1µF
1.5µF
2.2µF
3.3µF
4.7µF
6.8µF
1.5µF
200mV/
DIV
200mV/
DIV
INPUT
BURST
INPUT
BURST
2.2µF ONLY
FIGURE 12
FIGURE 13
2.2µF ONLY
FIGURE 12
FIGURE 13
STEP
RESPONSE
20mV/
DIV
20mV/
DIV
STEP
RESPONSE
1967 F15
1967 F14
100ms/DIV
100ms/DIV
Figure 15. Step Responses with 60Hz Burst
Figure 14. Step Responses with 10Hz Burst
1967f
16
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
0
–0.2
–0.4
–0.6
–0.8
–1.0
–1.2
–1.4
–1.6
–1.8
–2.0
C = 22µF
C = 10µF
C = 4.7µF
C = 2.2µF
C = 1µF
C = 0.47µF
C = 0.22µF
1
10
INPUT FREQUENCY (Hz)
100
1967 F16
Figure 16. Peak Error vs Input Frequency with Buffered Post Filter
0
–0.2
–0.4
–0.6
–0.8
–1.0
–1.2
–1.4
–1.6
–1.8
–2.0
C = 10µF
C = 4.7µF
C = 2.2µF
C = 1µF
C = 0.47µF
C = 0.22µF
C = 0.1µF
1
10
INPUT FREQUENCY (Hz)
100
1967 F17
Figure 17. Peak Error vs Input Frequency with DC-Accurate Post Filter
Figures 18 and 19 show the settling time versus settling
accuracy for the Buffered and DC accurate post filters,
respectively. The different curves represent different
scalingsofthefilters,asindicatedbytheCAVE value.These
arecomparabletothecurvesinFigure11(singlecapacitor
case), with somewhat less settling time for the buffered
post filter, and somewhat more settling time for the
DC-accurate post filter. These differences are due to the
change in overall bandwidth as mentioned earlier.
Crest Factor and AC + DC Waveforms
In the preceding discussion, the waveform was assumed
to be AC coupled, with a modest crest factor. Both
assumptions ease the requirements for the averaging
capacitor. With an AC-coupled sine wave, the calculation
engine squares the input, so the averaging filter that
follows is required to filter twice the input frequency,
making its job easier. But with a sinewave that includes
DC offset, the square of the input has frequency content
at the input frequency and the filter must average out that
lower frequency. So with AC + DC waveforms, the re-
quiredvalueforCAVE shouldbebasedonhalfofthelowest
input frequency, using the same design curves presented
in Figures 6, 8, 16 and 17.
Although the settling times for the post-filtered configura-
tions shown on Figures 18 and 19 are not that much
different from those with a single capacitor, the point of
using a post filter is that the settling times are far better for
a given level peak error. The filters dramatically reduce the
low frequency averaging ripple with far less impact on
settling time.
1967f
17
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
10
C = 220µF
C = 0.1µF
C = 0.22µF C = 0.47µF C = 1µF
C = 2.2µF
C = 4.7µF
C = 10µF
C = 22µF
C = 47µF
C = 100µF
1
0.1
0.01
0.1
1
10
100
SETTLING TIME (SEC)
1967 F18
Figure 18. Settling Time with Buffered Post Filter
10
C = 220µF
C = 22µF
C = 0.1µF
C = 0.22µF C = 0.47µF C = 1µF
C = 2.2µF
C = 4.7µF
C = 10µF
C = 47µF
C = 100µF
1
0.1
0.01
0.1
1
10
100
SETTLING TIME (SEC)
1967 F19
Figure 19. Settling Time with DC-Accurate Post Filter
Crest factor, which is the peak to RMS ratio of a dynamic
signal, also effects the required CAVE value. With a higher
crestfactor,moreoftheenergyinthesignalisconcentrated
into a smaller portion of the waveform, and the averaging
has to ride out the long lull in signal activity. For busy
waveforms, such as a sum of sine waves, ECG traces or
SCR-chopped sine waves, the required value for CAVE
shouldbebasedonthelowestfundamentalinputfrequency
divided as such:
f
INPUT(MIN)
fDESIGN
=
6 • CF – 2
The effects of crest factor and DC offsets are cumulative.
So for example, a 10% duty cycle pulse train from 0VPEAK
to 1VPEAK (CF = √10 = 3.16) repeating at 16.67ms (60Hz)
inputiseffectivelyonly30HzduetotheDCasymmetryand
is effectively only:
30
fDESIGN
=
= 3.78Hz
f
INPUT(MIN)
fDESIGN
=
6 • 3.16 – 2
3• CF – 2
for the purposes of Figures 6, 8, 16 and 17.
using the same design curves presented in Figures 6, 8,
16 and 17. For the worst case of square top pulse trains,
that are always either zero volts or the peak voltage, base
the selection on the lowest fundamental input frequency
divided by twice as much:
Obviously, theeffectofcrestfactorissomewhatsimplified
above given the factor of two difference based on a
subjective description of the waveform type. The results
will vary somewhat based on actual crest factor and
1967f
18
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
waveform dynamics and the type of filtering used. The
above method is conservative for some cases and about
right for others.
from) the voltage at the output. The conversion gain of the
LTC1967 is nominally 1.000 VDCOUT/VRMSIN and the gain
error reflects the extent to which this conversion gain is
not perfectly unity. Both of these affect the results in a
fairly obvious way.
The LTC1967 works well with signals whose crest factor
is 4 or less. At higher crest factors, the internal ∆Σ
modulatorwillsaturate,andresultswillvarydependingon
the exact frequency, shape and (to a lesser extent) ampli-
tude of the input waveform. The output voltage could be
higher or lower than the actual RMS of the input signal.
Input offset on the other hand, despite its conceptual
simplicity, effects the output in a nonobvious way. As its
name implies, it is a constant error voltage that adds
directly with the input. And it is the sum of the input and
V
IOS that is RMS converted.
The ∆Σ modulator may also saturate when signals with
crest factors less than 4 are used with insufficient averag-
ing. This will only occur when the output droops to less
than 1/4 of the input voltage peak. For instance, a DC-
coupled pulse train with a crest factor of 4 has a duty cycle
of 6.25% and a 1VPEAK input is 250mVRMS. If this input is
50Hz, repeating every 20ms, and CAVE = 1µF, the output
will droop during the inactive 93.75% of the waveform.
This droop is calculated as:
This means that the effect of VIOS is warped by the
nonlinear RMS conversion. With 0.2mV (typ) VIOS, and a
200mVRMS ACinput, theRMScalculationwilladdtheDC
and AC terms in an RMS fashion and the effect is
negligible:
2
2
VOUT = √(200mV AC) + (0.2mV DC)
= 200.0001mV
= 200mV + 1/2ppm
INACTIVE TIME
1– e−
But with 10× less AC input, the error caused by VIOS is
100× larger:
VRMS
2
2 • Z
• C
AVE
VMIN
=
OUT
2
2
VOUT = √(20mV AC) + (0.2mV DC)
For the LTC1967, whose output impedance (ZOUT) is
50kΩ, this droop works out to –8.54%, so the output
would be reduced to 229mV at the end of the inactive
portion of the input. When the input signal again climbs to
1VPEAK, the peak/output ratio is 4.36.
= 20.001mV
= 20mV + 50ppm
This phenomena, although small, is one source of the
LTC1967’s residual nonlinearity.
On the other hand, if the input is DC coupled, the input
offset voltage adds directly. With +200mV and a +0.2mV
VIOS, a 200.2mV output will result, an error of 0.1% or
1000ppm. WithDCinputs, theerrorcausedbyVIOS canbe
positive or negative depending if the two have the same or
opposing polarity.
With CAVE = 10µF, the droop is only –0.929% to 247.7mV
andthepeak/outputratioisjust4.038, whichtheLTC1967
has enough margin to handle without error.
For crest factors less than 3.5, the selection of CAVE as
previously described should be sufficient to avoid this
droop and modulator saturation effect. But with crest
factors above 3.5, the droop should also be checked for
each design.
The total conversion error with a sine wave input using the
typical values of the LTC1967 static errors is computed as
follows:
Error Analyses
2
2
VOUT =(√(500mVAC) +(0.2mVDC) )•1.001+0.1mV
= 500.600mV
Once the RMS-to-DC conversion circuit is working, it is
time to take a step back and do an analysis of the accuracy
of that conversion. The LTC1967 specifications include
three basic static error terms, VOOS, VIOS and GAIN. The
output offset is an error that simply adds to (or subtracts
= 500mV + 0.120%
2
2
VOUT = (√(50mV AC) + (0.2mV DC) ) • 1.001 + 0.1mV
= 50.150mV
= 50mV + 0.301%
1967f
19
LTC1967
APPLICATIO S I FOR ATIO
W U U
U
2
2
depicted in the Typical Performance Characteristics titled
Input Signal Bandwidth. Although there is a pattern to the
response versus frequency that repeats every sample fre-
quency, the errors are not overwhelming. This is because
LTC1967 RMS calculation is inherently wideband, operat-
ing properly with minimal oversampling, or even
undersampling, using several proprietary techniques to
exploit the fact that the RMS value of an aliased signal is
thesameastheRMSvalueoftheoriginalsignal. However,
a fundamental feature of the ∆Σ modulator is that sample
estimationnoiseisshapedsuchthatminimalnoiseoccurs
with input frequencies much less than the sampling fre-
quency,butsuchnoisepeakswheninputfrequencyreaches
half the sampling frequency. Fortunately the LTC1967
output averaging filter greatly reduces this error, but the
RMS-to-DC topology frequency shifts the noise to low
(baseband) frequencies. See Output Noise vs Input Fre-
quency in the Typical Performance Characteristics.
VOUT = (√(5mV AC) + (0.2mV DC) ) • 1.001 + 0.1mV
= 5.109mV
= 5mV + 2.18%
As can be seen, the gain term dominates with large inputs,
while the offset terms become significant with smaller
inputs. In fact, 5mV is the minimum RMS level needed to
keep the LTC1967 calculation core functioning normally,
so this represents the worst-case of usable input levels.
Using the worst-case values of the LTC1967 static errors,
the total conversion error is:
2
2
V
OUT = (√(500mVAC) +(1.5mVDC) )•1.003+0.55mV
= 502.05mV
= 500mV + 0.41%
2
2
VOUT =(√(50mVAC) +(1.5mVDC) )•1.003+0.55mV
= 50.723mV
= 50mV + 1.45%
2
2
VOUT = (√(5mV AC) + (1.5mV DC) ) • 1.003 + 0.55mV
Input Impedance
= 5.786mV
The LTC1967 true RMS-to-DC converter utilizes a 0.8pF
capacitor to sample the input at a nominal 500kHz sample
frequency. This accounts for the 5MΩ input impedance.
See Figure 20 for the equivalent analog input circuit. Note
however, that the 5MΩ input impedance does not directly
affect the input sampling accuracy. For instance, if a 62k
source resistance is used to drive the LTC1967, the
sampling action of the input stage will drag down the
voltage seen at the input pins with small spikes at every
sampleclockedgeasthesamplecapacitorisconnectedto
be charged. The time constant of this combination is
small, 0.8pF • 62kΩ = 50ns, and during the 500ns period
= 5mV + 15.7%
These static error terms are in addition to dynamic error
terms that depend on the input signal. See the Design
CookbookforadiscussionoftheDCconversionerrorwith
low frequency AC inputs. The LTC1967 bandwidth limita-
tions cause additional errors with high frequency inputs.
Another dynamic error is due to crest factor. The LTC1967
performance versus crest factor is shown in the Typical
Performance Characteristics.
Output Errors Versus Frequency
As mentioned in the design cookbook, the LTC1967 per-
formsverywellwithlowfrequencyandverylowfrequency
inputs,providedalargeenoughaveragingcapacitorisused.
V
DD
I
IN1
R
SW
(TYP)
2k
IN1
C
EQ
V
IN1 − V
REQ
IN2
However,theLTC1967willhaveadditionaldynamicerrors
as the input frequency is increased. The LTC1967 is de-
signed for high accuracy RMS-to-DC conversion of sig-
nals beyond the audible range. The input sampling ampli-
fiers have a –3dB frequency of 2MHz or so. However, the
switched capacitor circuitry samples the inputs at a mod-
est 500kHz nominal. The response versus frequency is
I IN1
=
0.8pF
(TYP)
(
)
AVG
AVG
V
DD
V
SS
V
− V
IN1
IN2
I
IN2
I IN2
(
REQ = 5MΩ
=
)
R (TYP)
SW
2k
REQ
IN2
C
EQ
0.8pF
(TYP)
1967 F20
V
SS
Figure 20. LTC1967 Equivalent Analog Input Circuit
1967f
20
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
devoted to sampling, ten time constants elapse. This Output Impedance
allowseachsampletosettletowithin46ppmanditisthese
The LTC1967 output impedance during operation is simi-
larly due to a switched capacitor action. In this case, 20pF
samples that are used to compute the RMS value.
This is a much higher accuracy than the LTC1967 conver- ofon-chipcapacitanceoperatingat500kHztranslatesinto
sion limits, and far better than the accuracy computed via 100kΩ. The closed-loop RMS-to-DC calculation cuts that
the simplistic resistive divider model:
in half to the nominal 50kΩ specified.
In order to create a DC result, a large averaging capacitor
is required. Capacitive loading and time constants are not
an issue on the output.
However, resistive loading is an issue and the 10MΩ
impedance of a DMM or 10× scope probe will drag the
output down by –0.5% typ.
RIN
V = VSOURCE
IN
RIN +RSOURCE
5MΩ
5MΩ +62kΩ
= VSOURCE
During shutdown, the switching action is halted and a
fixed 50k resistor shunts VOUT to OUT RTN so that CAVE is
discharged.
= VSOURCE – 1.25%
Interfacing with an ADC
The LTC1967 output impedance and the RMS averaging
ripple need to be considered when using an analog-to-
digital converter (ADC) to digitize the LTC1967 RMS
result.
This resistive divider calculation does give the correct
model of what voltage is seen at the input terminals by a
parallel load averaged over a several clock cycles, which is
what a large shunt capacitor will do—average the current
spikes over several clock cycles.
The simplest configuration is to connect the LTC1967
directly to the input of a type 7106/7136 ADC as shown in
Figure 21a. These devices are designed specifically for
DVM/DPM use and include display drivers for a 3 1/2 digit
LCD segmented display. Using a dual-slope conversion,
theinputissampledoveralongintegrationwindow,which
results in rejection of line frequency ripple when integra-
tion time is an integer number of line cycles. Finally, these
parts have an input impedance in the GΩ range, with
specified input leakage of 10pA to 20pA. Such a leakage,
combined with the LTC1967 output impedance, results in
Whenhighsourceimpedancesareused,caremustbetaken
to minimize shunt capacitance at the LTC1967 input so as
not to increase the settling time. Shunt capacitance of just
0.8pF will double the input settling time constant and the
error in the above example grows from 46ppm to 0.67%
(6700ppm). As a consequence, it is important to not try to
filter the input with large input capacitances unless driven
by a low impedance. Keep time constant <<500ns.
When the LTC1967 is driven by op amp outputs, whose
low DC impedance can be compromised by sharp capaci- just 1µV to 2µV of additional output offset voltage.
tive load switching, a small series resistor may be added.
Another type of ADC that has inherent rejection of RMS
A1kresistorwilleasilysettlewiththe0.8pFinputsampling
averaging ripple is an oversampling ∆Σ ADC such as the
capacitor to within 1ppm.
LTC2420. Its input impedance is 6.5MΩ, but only when it
Theseareimportantpointstoconsiderbothduringdesign is sampling. Since this occurs only half the time at most,
anddebug.Duringlabdebug,andevenproductiontesting, if it directly loads the LTC1967, a gain error of –0.32% to
a high value series resistor to any test point is advisable. –0.43% results. In fact, the LTC2420 DC input current is
1967f
21
LTC1967
APPLICATIO S I FOR ATIO
W U U
U
SYSTEM CALIBRATION
LTC1967
7106 TYPE
5
6
31
30
OUTPUT
IN HI
The LTC1967 static accuracy can be improved with end-
system calibration. Traditionally, calibration has been
done at the factory, or at a service depot only, typically
using manually adjusted potentiometers. Increasingly,
systems are being designed for electronic calibration
where the accuracy corrections are implemented in digital
code wherever possible, and with calibration DACs where
necessary. Additionally, many systems are now designed
for self calibration, in which the calibration occurs inside
the machine, automatically without user intervention.
C
AVE
OUT RTN
IN LO
1967 F21a
Figure 21a. Interfacing to DVM/DPM ADC
LTC1967
LTC2420
V SDO
IN
5
6
3
4
OUTPUT
OUT RTN
SERIAL
DATA
C
AVE
GND SCK
CS
1967 F21b
DIGITALLY CORRECT
LOADING ERRORS
Whatever calibration scheme is used, the linearity of the
LTC1967 will improve the calibrated accuracy over that
achievablewitholderlog/antilogRMS-to-DCconverters.
Additionally, calibration using DC reference voltages are
essentially as accurate with the LTC1967 as those using
ACreferencevoltages.Olderlog/antilogRMS-to-DCcon-
vertersrequirednonlinearinputstages(rectifiers)whose
linearity would typically render DC-based calibration
unworkable.
Figure 21b. Interfacing to LTC2420
not zero at 0V, but rather at one half its reference, so both
an output offset and a gain error will result. These errors
will vary from part to part, but with a specific LTC1967 and
LTC2420combination,theerrorswillbefixed,varyingless
than ±0.05% over temperature. So a system that has digi-
tal calibration can be quite accurate despite the nominal
gain and offset error. With 20 bits of resolution, this part
is more accurate than the LTC1967, but the extra resolu-
tion is helpful because it reduces nonlinearity at the LSB
transitions as a digital gain correction is made. Further-
more, its small size and ease of use make it attractive.
The following are four suggested calibration methods.
Implementations of the suggested adjustments are de-
pendentonthesystemdesign,butinmanycases,gainand
output offset can be corrected in the digital domain, and
will include the effect of all gains and offsets from the
LTC1967 output through the ADC. Input offset voltage, on
the other hand, will have to be corrected with adjustment
to the actual analog input to the LTC1967.
ThisconnectionisshowninFigure21b,wheretheLTC2420
issettocontinuouslyconvertbygroundingtheCSpin.The
gain error will be less if CS is driven at a slower rate,
however, the rate should either be consistent or at a rate
lowenoughthattheLTC1967anditsoutputcapacitorhave
fully settled by the beginning of each conversion, so that
the loading errors are consistent.
AC-Only, 1 Point
The dominant error at full scale will be caused by the gain
error, and by applying a full-scale sine wave input, this
error can be measured and corrected for. Unlike older log/
antilog RMS-to-DC converters, the correction should be
madeforzeroerroratfullscaletominimizeerrorsthrough-
out the dynamic range.
Other types of ADCs sample the input signal once and
perform a conversion on that one sample. With these
ADCs (Nyquist ADCs), a post filter will be needed in most
cases to reduce the peak error with low input frequencies.
The DC-accurate filter of Figure 13 is attractive from an
errorstandpoint,butitincreasestheimpedanceattheADC
input. In most cases, the buffered post filter of Figure 12
will be more appropriate for use with Nyquist analog-to-
digital converters.
The best frequency for the calibration signal is roughly ten
times the –0.1% DC error frequency. For 1µF, –0.1% DC
error occurs at 10Hz, so 100Hz is a good calibration
frequency,althoughanywherefrom60Hzto100Hzshould
suffice.
1967f
22
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
The trade-off here is that on the one hand, the DC error is
input frequency dependent, so a calibration signal fre-
quency high enough to make the DC error negligible
should be used. On the other hand, as low a frequency as
can be used is best to avoid attenuation of the calibrated
AC signal, either from parasitic RC loading or insufficient
op amp gain. For instance, with a 1kHz calibration signal,
a 1MHz op amp will typically only have 60dB of open-loop
gain,soitcouldattenuatethecalibrationsignalafull0.1%.
–full-scale input can be done by physically inverting the
voltage or by applying the same +full-scale input to the
opposite LTC1967 input.
For an otherwise AC-coupled application, only the gain
term may be worth correcting for, but for DC-coupled
applications, the input offset voltage can also be calcu-
lated and corrected for.
The calculations of the error terms for a 200mV full-scale
case are:
AC-Only, 2 Point
Reading at 200mV +Reading at – 200mV
The next most significant error for AC-coupled applica-
tions will be the effect of output offset voltage, noticeable
at the bottom end of the input scale. This too can be
calibrated out if two measurements are made, one with a
full-scale sine wave input and a second with a sine wave
input (of the same frequency) at 10% of full scale. The
trade-off in selecting this second level is that it should be
small enough that the gain error effect becomes small
compared to the gain error effect at full scale, while on the
otherhand,notusingsosmallaninputthattheinputoffset
voltage becomes an issue.
Gain =
400mV
Reading at – 200mV – Reading at 200mV
Input Offset =
2•Gain
Note: Calculation of and correction for input offset voltage
are the only way in which the two LTC1967 inputs (IN1,
IN2) are distinguishable from each other. The calculation
above assumes the standard definition of offset; that a
positive offset is the case of a positive voltage error inside
the device that must be corrected by applying a like
negative voltage outside. The offset is referred to which-
ever pin is driven positive for the +full-scale reading.
The calculations of the error terms for a 200mV full-scale
case are:
DC, 3 Point
Reading at 200mV – Reading at 20mV
Gain =
180mV
One more point is needed with a DC calibration scheme to
determine output offset voltage: +10% of full scale.
Reading at 20mV
Output Offset =
– 20mV
The calculation of the input offset is the same as for the
2-point calibration above, while the gain and output offset
are calculated for a 200mV full-scale case as:
Gain
DC, 2 Point
DC-basedcalibrationispreferableinmanycasesbecause
a DC voltage of known, good accuracy is easier to gener-
ate than such an AC calibration voltage. The only down
side is that the LTC1967 input offset voltage plays a role.
It is therefore suggested that a DC-based calibration
schemecheckatleasttwopoints: ±fullscale.Applyingthe
Reading at 200mV –Reading at 20mV
Gain =
180mV
Output Offset =
Reading at 200mV +Reading at – 200mV – 400mV •Gain
2
1967f
23
LTC1967
W U U
U
APPLICATIO S I FOR ATIO
TROUBLESHOOTING GUIDE
4. Gain is low by a few percent, along with other screwy
results.
Top Ten LTC1967 Application Mistakes
– Probably tried to use output in a floating, differential
manner.
1. Circuit won’t work–Dead On Arrival–no power drawn.
– Probably forgot to enable the LTC1967 by pulling
Pin 8 low.
Solution: Tie Pin 6 to a low impedance. See “Output
Connections” in the Design Cookbook.
Solution: Tie Pin 8 to Pin 1.
GROUND PIN 6
2. Circuit won’t work, but draws power. Zero or very
little output, single-ended input application.
– Probably didn’t connect both input pins.
LTC1967
TYPE 7136
ADC
5
6
31
30
V
HI
OUT
Solution: Tie both inputs to something. See “Input
Connections” in the Design Cookbook.
OUT RTN
LO
1967 TS04
CONNECT PIN 3
2
IN1
5. Offsets perceived to be out of specification because 0V
in ≠ 0V out.
LTC1967
3
– The offsets are not specified at 0V in. No RMS-to-
DCconverterworkswellat0duetoadivide-by-zero
calculation.
IN2
NC
1967TS02
Solution: Measure VIOS/VOOS by extrapolating read-
ings > ±5mVDC.
3. Screwy results, particularly with respect to linearity
or high crest factors; differential input application.
– Probably AC-coupled both input pins.
6. Linearity perceived to be out of specification particu-
larly with small input signals.
– This could again be due to using 0V in as one of the
measurement points.
Solution: Make at least one input DC-coupled. See
“Input Connections” in the Design Cookbook.
Solution: Check Linearity from 5mVRMS to
500mVRMS
.
DC-COUPLE ONE INPUT
DC-CONNECT ONE INPUT
–
The input offset voltage can cause small AC linear
ityerrorsatlowinputamplitudesaswell.See“Error
Analyses” section.
2
2
IN1
IN1
Possible Solution: Include a trim for input offset.
LTC1967
LTC1967
3
3
IN2
IN2
1967 TS03
1967f
24
LTC1967
W U U
APPLICATIO S I FOR ATIO
U
7. Output is noisy with >50kHz inputs.
10. Gain is low by 1% or more, no other problems.
– Probably due to circuit loading. With a DMM or a
10× scope probe, ZIN = 10MΩ. The LTC1967
output is 50kΩ, resulting in –0.5% gain error.
Output impedance is higher with the DC accurate
post filter.
– This is a fundamental characteristic of this topol-
ogy. The LTC1967 is designed to work very well
with inputs of 20kHz or less. It works okay as high
as1MHz, but it is limited by aliased ∆Σ noise.
Solution: Bandwidth limit the input or digitally filter
the resulting output.
Solution: Remove the shunt loading or buffer the
output.
8. Large errors occur at crest factors approaching, but
less than 4.
– Loading can also be caused by cheap averaging
capacitors.
– Insufficient averaging.
Solution: Increase CAVE. See “Crest Factor and AC +
DC Waveforms” section for discussion of output
droop.
Solution: Use a high quality metal film capacitor
for CAVE
.
LOADING DRAGS DOWN GAIN
9. Screwyresults,errors>speclimits,typically1%to5%.
– High impedance (50kΩ) and high accuracy (0.1%)
require clean boards! Flux residue, finger grime, etc.
all wreak havoc at this level.
mV
LTC1967
5
6
Solution: Wash the board.
DCV
V
OUT
50k
10M
KEEP BOARD CLEAN
OUT RTN
DMM
IN
200mV
RMS
–0.5%
LTC1967
1967 TS10
1967 TS09
1967f
25
LTC1967
W
W
SI PLIFIED SCHE ATIC
+
V
C12
GND
C1
Y1
Y2
∫
∫
C2
IN1
2nd ORDER ∆Σ MODULATOR
IN2
C7
C3
C4
C5
C9
OUTPUT
OUT RTN
+
+
–
C
AVE
C11
A1
A2
–
C8
1967 SS
C6
C10
CLOSED
DURING
SHUTDOWN
50k
BLEED RESISTOR
FOR C
EN
AVE
TO BIAS CONTROL
U
TYPICAL APPLICATIO S
5V Single Supply, Differential,
Single Supply RMS Current Measurement
AC-Coupled RMS-to-DC Converter
+
V
5V
+
V
IN1
LTC1967
LTC1967
AC CURRENT
75A MAX
50Hz TO 400Hz
AC INPUTS
PEAK
DIFFERENTIAL)
V
V = 4mV /A
OUT DC RMS
IN1
IN2 OUT RTN
GND EN
V
DC OUTPUT
T1
10Ω
OUT
OUT
C
C
(1V
AVE
AVE
IN2 OUT RTN
GND EN
1µF
1µF
20k
20k
C
C
0.1µF
1967 TA03
1967 TA02
0.1µF
T1: CR MAGNETICS CR8348-2500-N
www.crmagnetics.com
1967f
26
LTC1967
U
TYPICAL APPLICATIO S
±2.5V Supplies, Single Ended, DC-Coupled
RMS Noise Measurement
RMS-to-DC Converter with Shutdown
0.1µF
X7R
2.5V
2.5V
VOLTAGE
NOISE IN
2.5V
≥2V
+
–2.5V
1mV
RMS
DC
NOISE
OFF ON
V
V
=
≤–2V
OUT
1µV
+
LTC1967
+
EN
V
1k
1/2
LTC6203
IN1
V
OUT
100Ω
C
1µF
LTC1967
IN1
AVE
DC + AC
INPUT
(1V
IN2 OUT RTN
GND EN
–
V
DC OUTPUT
OUT
C
AVE
)
PEAK
IN2 OUT RTN
1967 TA05
1µF
–2.5V
100k
0.1µF
GND
1967 TA04
–2.5V
BW ≈ 1kHz TO 100kHz
100Ω
1.5µF
–2.5V
INPUT SENSITIVITY = 1µV
TYP
RMS
U
PACKAGE DESCRIPTIO
MS8 Package
8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660)
0.889 ± 0.127
(.035 ± .005)
5.23
(.206)
MIN
3.20 – 3.45
(.126 – .136)
3.00 ± 0.102
(.118 ± .004)
0.52
0.65
(.0256)
BSC
0.42 ± 0.038
(.0165 ± .0015)
TYP
(.0205)
REF
(NOTE 3)
8
7 6 5
RECOMMENDED SOLDER PAD LAYOUT
3.00 ± 0.102
(.118 ± .004)
(NOTE 4)
4.90 ± 0.152
(.193 ± .006)
DETAIL “A”
0.254
(.010)
0° – 6° TYP
GAUGE PLANE
1
2
3
4
0.53 ± 0.152
(.021 ± .006)
1.10
(.043)
MAX
0.86
(.034)
REF
DETAIL “A”
0.18
(.007)
SEATING
PLANE
0.22 – 0.38
0.127 ± 0.076
(.009 – .015)
(.005 ± .003)
0.65
(.0256)
BSC
TYP
MSOP (MS8) 0204
NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
1967f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection ofits circuits as described herein willnotinfringe on existing patentrights.
27
LTC1967
U
TYPICAL APPLICATIO
Audio Amplitude Compressor
R5
5.9k
ATTENUATE
+
BY 1/4
V
LT1256
9
2
–
C2
R2
1k
R3
7.5k
0.47µF
A1
1
+
V
R15
IN
R1
100k
R4
2.49k
C1
47nF
47Ω
8
7
V
OUT
14
+
A2
GAIN OF 4
13
–
–
+
V
V
V
R
R
V
FS
C
C
5
FS
R13
3.3k
3
10
12
ATTENUATION CONTROL
R14
3.3k
C3
0.1µF
R8
15k
R9
10k
R6
2k
R7
5.9k
+
+
V
V
–
V
DD
R10
200k
R12
10k
0.1µF
LT1636
LTC1967
IN1
OUT RTN IN2
+
V
OUT
C5
0.22µF
C4
0.33µF
–
V
V
S
= ±5V
GND EN
1967 TA07
RELATED PARTS
PART NUMBER
LT®1077
DESCRIPTION
Micropower, Single Supply Precision Op Amp
COMMENTS
48µA I , 60µV V
, 450pA I
OS(MAX)
SY
OS(MAX)
LT1175-5
LT1494
Negative, –5V Fixed, Micropower LDO Regulator
1.5µA Max, Precision Rail-to-Rail I/O Op Amp
General Purpose SOT-23 Rail-to-Rail Op Amp
SOT-23 Rail-to-Rail Output Precision Op Amp
Zero Drift Op Amp in SOT-23
45µA I , Available in SO-8 or SOT-223
Q
375µV V
, 100pA I
OS(MAX) OS(MAX)
LT1782
40µA I , 800µV V
, 2nA I
OS(MAX) OS(MAX)
SY
LT1880
1.2mA I , 150µV V
, 900pA I
OS(MAX)
SY
OS(MAX)
, 150pA I
OS(MAX) B(MAX)
LTC2054
150µA I , 3µV V
SY
LT2178/LT2178A
LTC1966
17µA Max, Single Supply Precision Dual Op Amp
Precision Micropower ∆Σ RMS-to-DC Converter
2-Channel, 24-bit, Micropower, No Latency ∆ΣTM ADC
20-bit, Micropower, No Latency ∆Σ ADC in SO-8
2-Channel, 20-bit, Micropower, No Latency ∆Σ ADC
14µA I , 120µV V
, 350pA I
SY
OS(MAX) OS(MAX)
155µA I
SY
LTC2402
200µA I , 4ppm INL, 10ppm TUE
SY
LTC2420
200µA I , 8ppm INL, 16ppm TUE
SY
LTC2422
Dual channel version of LTC2420
No Latency ∆Σ is a trademark of Linear Technology Corporation.
1967f
LT/TP 0504 1K • PRINTED IN USA
LinearTechnology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
28
●
●
(408) 432-1900 FAX: (408) 434-0507 www.linear.com
LINEAR TECHNOLOGY CORPORATION 2004
相关型号：
LTC1968CMS8#PBF
LTC1968 - Precision Wide Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: 0°C to 70°C
Linear
LTC1968CMS8#TR
LTC1968 - Precision Wide Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: 0°C to 70°C
Linear
LTC1968IMS8#PBF
LTC1968 - Precision Wide Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: -40°C to 85°C
Linear
LTC1968IMS8#TRPBF
LTC1968 - Precision Wide Bandwidth, RMS-to-DC Converter; Package: MSOP; Pins: 8; Temperature Range: -40°C to 85°C
Linear
LTC1980EGN#PBF
LTC1980 - Combination Battery Charger and DC/DC Converter; Package: SSOP; Pins: 24; Temperature Range: -40°C to 85°C
Linear
©2020 ICPDF网 联系我们和版权申明