KAD5510P-50 [INTERSIL]
10-Bit, 500MSPS A/D Converter; 10位，500Msps， A / D转换器
| 型号： | KAD5510P-50 |
| 厂家： | 
Intersil |
| 描述： | 10-Bit, 500MSPS A/D Converter |
| 文件： | 总27页 (文件大小：629K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
KAD5510P-50
®
Data Sheet
January 30, 2009
FN6811.1
10-Bit, 500MSPS A/D Converter
Features
The KAD5510P-50 is a low-power, high-performance, 10-bit,
500MSPS analog-to-digital converter designed with Intersil’s
proprietary FemtoCharge™ technology on a standard
CMOS process. The KAD5510P-50 is part of a
pin-compatible portfolio of 10, 12 and 14-bit A/Ds with
sample rates ranging from 125MSPS to 500MSPS.
• Programmable Gain, Offset and Skew Control
• 1.3GHz Analog Input Bandwidth
• 60fs Clock Jitter
• Over-Range Indicator
• Selectable Clock Divider: ÷1 or ÷2
• Clock Phase Selection
The device utilizes two time-interleaved 10-bit, 250MSPS
A/D cores to achieve the ultimate sample rate of 500MSPS.
A single 500MHz conversion clock is presented to the
converter, and all interleave clocking is managed internally.
• Nap and Sleep Modes
• Two’s Complement, Gray Code or Binary Data Format
• DDR LVDS-Compatible or LVCMOS Outputs
• Programmable Built-in Test Patterns
• Single-Supply 1.8V Operation
• Pb-Free (RoHS Compliant)
A serial peripheral interface (SPI) port allows for extensive
configurability, as well as fine control of matching
characteristics (gain, offset, skew) between the two
converter cores. These adjustments allow the user to
minimize spurs associated with the interleaving process.
Applications
Digital output data is presented in selectable LVDS or CMOS
formats. The KAD5510P-50 is available in a 72-contact QFN
package with an exposed paddle. Performance is specified
over the full industrial temperature range (-40°C to +85°C).
• Radar and Satellite Antenna Array Processing
• Broadband Communications
• High-Performance Data Acquisition
Pin-Compatible Family
Key Specifications
• SNR = 60.7dBFS for f = 105MHz (-1dBFS)
IN
SPEED
MODEL
KAD5514P-25
RESOLUTION
(MSPS)
250
210
170
125
500
250
• SFDR = 83.2dBc for f = 105MHz (-1dBFS)
IN
14
14
14
14
12
12
12
12
12
10
• Power Consumption = 414mW
KAD5514P-21
KAD5514P-17
KAD5514P-12
KAD5512P-50
CLKP
CLOCK GENERATION
&
CLKOUTP
CLKOUTN
KAD5512P-25, KAD5512HP-25
KAD5512P-21, KAD5512HP-21
KAD5512P-17, KAD5512HP-17
KAD5512P-12, KAD5512HP-12
KAD5510P-50
CLKN
INTERLEAVE CONTROL
210
170
125
10-BIT
250 MSPS
ADC
D[9:0]P
D[9:0]N
500
SHA
VREF
ORP
ORN
VINP
VINN
DIGITAL
ERROR
CORRECTION
OUTFMT
OUTMODE
10-BIT
250 MSPS
ADC
VCM
SHA
VREF
+
1.25V
–
SPI
CONTROL
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2008, 2009. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
KAD5510P-50
Ordering Information
PART NUMBER
(Note 1)
SPEED
(MSPS)
TEMP. RANGE
(°C)
PACKAGE
(Pb-Free)
PART MARKING
PKG. DWG. #
L72.10X10D
KAD5510P-50Q72
NOTE:
KAD5510P-50 Q72EP-I
500
-40 to +85
72 Ld QFN
1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu
plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
FN6811.1
January 30, 2009
2
KAD5510P-50
Serial Peripheral Interface ........................................... 19
Table of Contents
SPI Physical Interface................................................ 19
SPI Configuration....................................................... 19
Device Information..................................................... 20
Indexed Device Configuration/Control ....................... 20
Global Device Configuration/Control.......................... 21
Device Test................................................................ 22
SPI Memory Map ....................................................... 23
Absolute Maximum Ratings ......................................... 4
Thermal Information...................................................... 4
Electrical Specifications............................................... 4
Digital Specifications.................................................... 6
Timing Diagrams ........................................................... 6
Switching Specifications.............................................. 7
Pinout/Package Information......................................... 8
Equivalent Circuits ....................................................... 24
Layout Considerations................................................. 25
Split Ground and Power Planes................................. 25
Clock Input Considerations........................................ 25
Exposed Paddle......................................................... 25
Bypass and Filtering .................................................. 25
LVDS Outputs............................................................ 25
LVCMOS Outputs ...................................................... 25
Unused Inputs............................................................ 25
Definitions .................................................................. 26
Pin Descriptions.......................................................... 8
Pinout ......................................................................... 9
Typical Performance Curves........................................ 10
Theory of Operation...................................................... 13
Functional Description................................................ 13
Power-On Calibration ................................................. 13
User Initiated Reset.................................................... 14
Analog Input ............................................................... 14
Clock Input ................................................................. 15
Jitter............................................................................ 16
Voltage Reference...................................................... 16
Digital Outputs............................................................ 16
Over-Range Indicator................................................. 16
Power Dissipation....................................................... 16
Nap/Sleep................................................................... 16
Data Format ............................................................... 17
Revision History ........................................................... 26
Package Outline Drawing............................................. 27
L72.10x10D .................................................................... 27
FN6811.1
January 30, 2009
3
KAD5510P-50
Absolute Maximum Ratings
Thermal Information
AVDD to AVSS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to 2.1V
OVDD to OVSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to 2.1V
AVSS to OVSS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 0.3V
Analog Inputs to AVSS. . . . . . . . . . . . . . . . . . -0.4V to AVDD + 0.3V
Clock Inputs to AVSS. . . . . . . . . . . . . . . . . . . -0.4V to AVDD + 0.3V
Logic Input to AVSS. . . . . . . . . . . . . . . . . . . . -0.4V to OVDD + 0.3V
Logic Inputs to OVSS. . . . . . . . . . . . . . . . . . . -0.4V to OVDD + 0.3V
Thermal Resistance (Typical, Note 2)
θ
(°C/W)
24
JA
72 Ld QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTE:
2. θ is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
JA
Tech Brief TB379.
Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,
T
= -40°C to +85°C (typical specifications at +25°C), A = -1dBFS, f
= 500MSPS.
SAMPLE
A
IN
KAD5510P-50
TYP
PARAMETER
DC SPECIFICATIONS
SYMBOL
CONDITIONS
MIN
MAX
UNITS
Analog Input
Full-Scale Analog Input Range
Input Resistance
V
Differential
Differential
Differential
Full Temp
1.40
1.47
500
1.9
90
1.54
V
P-P
FS
R
C
Ω
IN
IN
Input Capacitance
pF
ppm/°C
mV
Full Scale Range Temp. Drift
Input Offset Voltage
A
VTC
V
-10
±2
10
OS
Gain Error
E
±2
%
G
Common-Mode Output Voltage
Clock Inputs
V
435
535
635
mV
CM
Inputs Common Mode Voltage
CLKP,CLKN Input Swing
Power Requirements
1.8V Analog Supply Voltage
1.8V Digital Supply Voltage
1.8V Analog Supply Current
.9
V
V
1.8
AVDD
OVDD
1.7
1.7
1.8
1.8
171
58
1.9
1.9
178
65
V
V
I
I
mA
mA
dB
AVDD
1.8V Digital Supply Current (Note 3)
Power Supply Rejection Ratio
Power Dissipation
3mA LVDS
OVDD
PSRR
30MHz, 200mV
-36
P-P
Normal Mode
P
P
P
3mA LVDS
414
148
15
438
163
18
mW
mW
mW
D
D
D
Nap Mode
Sleep Mode
AC SPECIFICATIONS
Differential Nonlinearity
Integral Nonlinearity
DNL
INL
-0.5
±0.1
±0.2
0.5
0.75
80
LSB
LSB
-0.75
Minimum Conversion Rate (Note 5)
Maximum Conversion Rate
f
MIN
MSPS
MSPS
S
f
MAX
500
S
FN6811.1
January 30, 2009
4
KAD5510P-50
Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,
T
= -40°C to +85°C (typical specifications at +25°C), A = -1dBFS, f
= 500MSPS. (Continued)
SAMPLE
A
IN
KAD5510P-50
TYP
60.7
60.7
60.6
60.5
59.9
59.0
60.7
60.6
60.5
60.4
57.5
49.3
9.8
PARAMETER
Signal-to-Noise Ratio
SYMBOL
CONDITIONS
= 10MHz
MIN
MAX
UNITS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
Bits
SNR
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
= 105MHz
= 190MHz
= 364MHz
= 695MHz
= 995MHz
= 10MHz
59.5
Signal-to-Noise and Distortion (Note 4)
Effective Number of Bits (Note 4)
Spurious-Free Dynamic Range (Note 4)
Intermodulation Distortion
SINAD
ENOB
SFDR
IMD
= 105MHz
= 190MHz
= 364MHz
= 695MHz
= 995MHz
= 10MHz
59.3
= 105MHz
= 190MHz
= 364MHz
= 695MHz
= 995MHz
= 10MHz
9.6
9.8
Bits
9.8
Bits
9.7
Bits
9.3
Bits
7.9
Bits
83.2
83.2
80.6
75.7
61.0
49.1
-91.0
-90.3
dBc
= 105MHz
= 190MHz
= 364MHz
= 695MHz
= 995MHz
= 70MHz
dBc
70
dBc
dBc
dBc
dBc
dBc
= 170MHz
dBc
-12
10
Word Error Rate
Full Power Bandwidth
NOTES:
WER
FPBW
1.3
GHz
3. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I
output.
specifications apply for 10pF load on each digital
OVDD
4. SFDR, SINAD and ENOB specifications apply after gain error and timing skew between ADC cores have been minimized through external
calibration.
5. The DLL Range setting must be changed for low speed operation. See Table 15 on page 22 for more detail.
FN6811.1
January 30, 2009
5
KAD5510P-50
Digital Specifications
PARAMETER
INPUTS
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Current High
(SDIO,RESETN)
I
V
V
= 1.8V
= 0V
0
1
10
-5
µA
µA
V
IH
IN
IN
Input Current Low
(SDIO,RESETN)
I
-25
1.17
-12
IL
Input Voltage High (SDIO,
RESETN)
V
IH
Input Voltage Low (SDIO,
RESETN)
V
.63
40
V
IL
Input Current High (OUTMODE,
NAPSLP, CLKDIV, OUTFMT)
(Note 6
I
15
25
µA
IH
Input Current Low (OUTMODE,
NAPSLP, CLKDIV, OUTFMT)
I
-40
25
3
-15
µA
pF
IL
Input Capacitance
LVDS OUTPUTS
C
DI
Differential Output Voltage
Output Offset Voltage
Output Rise Time
Output Fall Time
V
620
965
500
500
mV
T
P-P
mV
V
950
980
OS
t
ps
ps
R
t
F
CMOS OUTPUTS
Voltage Output High
Voltage Output Low
Output Rise Time
Output Fall Time
V
I
I
= -500µA
= 1mA
OVDD - 0.3
OVDD - 0.1
V
V
OH
OH
OL
V
0.1
1.8
1.4
0.3
OL
t
ns
ns
R
t
F
Timing Diagrams
SAMPLE N
INP
SAMPLE N
INP
INN
INN
tA
tA
CLKN
CLKP
CLKN
CLKP
LATENCY = L CYCLES
LATENCY = L CYCLES
tCPD
tCPD
CLKOUTN
CLKOUTP
CLKOUTN
CLKOUTP
tDC
tPD
tDC
tPD
D[9:0]P
D[9:0]N
D[9:0]P
D[9:0]N
DATA
N-L
DATA
N-L+1
DATA
N-L+2
DATA
N
DATA
N-L
DATA
N-L+1
DATA
N-L+2
DATA
N
FIGURE 1. LVDS TIMING DIAGRAM
FIGURE 2. CMOS TIMING DIAGRAM
FN6811.1
January 30, 2009
6
KAD5510P-50
Switching Specifications
PARAMETER
CONDITION
SYMBOL
MIN
TYP
MAX
UNITS
ADC OUTPUT
Aperture Delay
t
375
60
ps
fs
A
RMS Aperture Jitter
j
A
Output Clock to Data Propagation Delay, Rising Edge
LVDS Mode
t
t
-260
-160
-50
10
120
230
ps
ps
DC
DC
Falling Edge
(Note 7)
Output Clock to Data Propagation Delay, Rising Edge
CMOS Mode
t
t
-220
-310
-10
-90
200
110
ps
ps
DC
DC
Falling Edge
(Note 7)
Latency (Pipeline Delay)
Overvoltage Recovery
L
15
1
cycles
cycles
t
OVR
SPI INTERFACE (Notes 8, 9)
t
SCLK Period
Write Operation
Read Operation
Read or Write
Read or Write
Read or Write
Read or Write
Read or Write
64
264
25
ns
ns
%
CLK
CLK
t
SCLK Duty Cycle (t /t
HI CLK
or t /t
LO CLK)
50
75
SCLK↑ to CSB↓ Setup Time
SCLK↑ to CSB↑ Hold Time
SCLK↑ to Data Setup Time
SCLK↑ to Data Hold Time
NOTES:
t
-4
ns
ns
ns
ns
S
t
-12
-4
H
t
DS
t
-12
DH
6. The Tri-Level Inputs internal switching thresholds are approximately .43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD
depending on desired function.
7. The input clock to output clock delay is a function of sample rate, using the output clock to latch the data simplifies data capture for most
applications. Contact factory for more info if needed.
8. SPI Interface timing is directly proportional to the ADC sample period (t ). Values above reflect multiples of a 4ns sample period, and must be
S
scaled proportionally for lower sample rates.
9. The SPI may operate asynchronously with respect to the ADC sample clock.
FN6811.1
January 30, 2009
7
KAD5510P-50
Pinout/Package Information
Pin Descriptions
PIN NUMBER
LVDS [LVCMOS] NAME
LVDS [LVCMOS] FUNCTION
1, 6, 12, 19, 24, 71
AVDD
DNC
1.8V Analog Supply
2-5, 13, 14, 17, 18, 28-35
Do Not Connect
Analog Ground
7, 8, 11, 72
9, 10
AVSS
VINN, VINP
VCM
Analog Input Negative, Positive
15
Common Mode Output
16
CLKDIV
Clock Divider Control
20, 21
22
CLKP, CLKN
OUTMODE
NAPSLP
Clock Input True, Complement
Output Mode (LVDS, LVCMOS)
23
Power Control (Nap, Sleep modes)
25
RESETN
Power On Reset (Active Low, See page 14)
Output Ground
26, 45, 55, 65
27, 36, 56
37, 38
39, 40
41, 42
43, 44
46
OVSS
OVDD
1.8V Output Supply
D0N, D0P [NC, D0]
D1N, D1P [NC, D1]
D2N, D2P [NC, D2]
D3N, D3P [NC, D3]
RLVDS
LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0]
LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1]
LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2]
LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3]
LVDS Bias Resistor (connect to OVSS with a 10kΩ, 1% resistor)
47, 48
49, 50
51, 52
53, 54
57, 58
59, 60
61, 62
63, 64
66
CLKOUTN, CLKOUTP [NC, CLKOUT] LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT]
D4N, D4P [NC, D4]
D5N, D5P [NC, D5]
D6N, D6P [NC, D6]
D7N, D7P [NC, D7]
D8N, D8P [NC, D8]
D9N, D9P [NC, D9]
ORN, ORP [NC, OR]
SDO
LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4]
LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5]
LVDS Bit 6 Output Complement, True [NC, LVCMOS Bit 6]
LVDS Bit 7 Output Complement, True [NC, LVCMOS Bit 7]
LVDS Bit 8 Output Complement, True [NC, LVCMOS Bit 8]
LVDS Bit 9 (MSB) Output Complement, True [NC, LVCMOS Bit 9]
LVDS Over Range Complement, True [NC, LVCMOS Over Range]
SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)
SPI Chip Select (active low)
67
CSB
68
SCLK
SPI Clock
69
SDIO
SPI Serial Data Input/Output
70
OUTFMT
Output Data Format (Two’s Comp., Gray Code, Offset Binary)
Analog Ground
Exposed Paddle
AVSS
NOTE: LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)
FN6811.1
January 30, 2009
8
KAD5510P-50
Pinout
KAD5510P-50
(72 LD QFN)
TOP VIEW
72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55
AVDD
DNC
1
2
54 D6P
D6N
53
52
51
50
49
48
47
46
45
44
43
42
41
3
DNC
D5P
4
DNC
D5N
5
DNC
D4P
6
AVDD
AVSS
AVSS
VINN
VINP
AVSS
AVDD
DNC
D4N
7
CLKOUTP
CLKOUTN
RLVDS
OVSS
D3P
8
9
10
11
12
13
14
D3N
D2P
DNC
D2N
15
16
17
40
VCM
D1P
CLKDIV
DNC
39 D1N
38
D0P
37 D0N
DNC 18
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
FIGURE 3. PIN CONFIGURATION
FN6811.1
January 30, 2009
9
KAD5510P-50
Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise
noted: AVDD = OVDD = 1.8V, T = +25°C, A = -1dBFS, f = 105MHz, f
= 500MSPS.
A
IN
IN
SAMPLE
90
85
80
75
70
65
60
55
50
-50
-55
-60
-65
-70
-75
-80
-85
-90
-95
SFDR
HD3
HD2
600
SNR
-100
0
200
400
600
800
1000
0
200
400
800
1000
INPUT FREQUENCY (MHz)
INPUT FREQUENCY (MHz)
FIGURE 4. SNR AND SFDR vs f
FIGURE 5. HD2 AND HD3 vs f
IN
IN
100
90
80
70
60
50
40
30
20
10
0
-10
-20
SFDRFS (dBFS)
SFDR (dBc)
HD2 (dBc)
HD3 (dBc)
-30
SNRFS (dBFS)
-40
-50
-60
HD2 (dBFS)
-70
-80
SNR (dBc)
-90
-100
-110
HD3 (dBFS)
-50
-60-
50
-40
-30
-20-
10
0
-60
-40
-30
-20
-10
0
INPUT AMPLITUDE (dBFS)
INPUT AMPLITUDE (dBFS)
FIGURE 6. SNR AND SFDR vs A
FIGURE 7. HD2 AND HD3 vs A
IN
IN
90
85
80
75
70
65
60
55
-60
-70
SFDR
HD3
-80
-90
HD2
-100
-110
-120
SNR
300
325
350
375
400
425
450
475
500
300
325
350
375
400
425
450
475
500
SAMPLE RATE (MSPS)
SAMPLE RATE (MSPS)
FIGURE 8. SNR AND SFDR vs f
FIGURE 9. HD2 AND HD3 vs f
SAMPLE
SAMPLE
FN6811.1
January 30, 2009
10
KAD5510P-50
Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise
noted: AVDD = OVDD = 1.8V, T = +25°C, A = -1dBFS, f = 105MHz, f
= 500MSPS.
A
IN
IN
SAMPLE
(Continued)
450
400
350
300
250
200
150
100
50
0.25
0.20
0.15
0.10
0.05
0.00
-0.05
-0.10
-0.15
-0.20
-0.25
0
80
140
200
260
320
380
440
500
0
128
256
384
512
640
768
896
1024
CODE
SAMPLE RATE (MSPS)
FIGURE 10. POWER vs f
IN 3mA LVDS MODE
FIGURE 11. DIFFERENTIAL NONLINEARITY
SAMPLE
0.25
0.20
0.15
0.10
0.05
0.00
-0.05
-0.10
-0.15
-0.20
-0.25
90
85
80
75
70
65
60
55
50
SFDR
SNR
0
128
256
384
512
640
768
896
1024
300
400
500
600
700
800
CODE
INPUT COMMON MODE (mV)
FIGURE 12. INTEGRAL NONLINEARITY
FIGURE 13. SNR AND SFDR vs VCM
0
-20
Ain = -1.0dBFS
SNR = 60.7dBFS
SFDR = 82.4dBc
SINAD = 60.6dBFS
1000000
900000
800000
700000
600000
500000
400000
300000
200000
100000
0
-40
-60
-80
-100
-120
0
50
100
150
200
250
508 509 510 511 512 513 514 515 516 517
CODE
FREQUENCY (MHz)
FIGURE 14. NOISE HISTOGRAM
FIGURE 15. SINGLE-TONE SPECTRUM @ 105MHz
FN6811.1
January 30, 2009
11
KAD5510P-50
Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise
noted: AVDD = OVDD = 1.8V, T = +25°C, A = -1dBFS, f = 105MHz, f
= 500MSPS.
A
IN
IN
SAMPLE
(Continued)
0
-20
0
-20
Ain = -1.0dBFS
Ain = -1.0dBFS
SNR = 60.5dBFS
SFDR = 77.7dBc
SINAD = 60.4dBFS
SNR = 60.2dBFS
SFDR = 69.4dBc
SINAD = 59.8dBFS
-40
-40
-60
-60
-80
-80
-100
-120
-100
-120
0
50
100
150
200
250
0
50
100
150
200
250
FREQUENCY (MHz)
FREQUENCY (MHz)
FIGURE 16. SINGLE-TONE SPECTRUM @ 190MHz
FIGURE 17. SINGLE-TONE SPECTRUM @ 495MHz
0
0
IMD = -91.0dBFS
Ain = -1.0dBFS
SNR = 58.7dBFS
SFDR = 49.6dBc
SINAD = 49.7dBFS
-20
-20
-40
-40
-60
-80
-60
-80
-100
-100
-120
-120
0
50
100
150
200
250
0
50
100
150
200
250
FREQUENCY (MHz)
FREQUENCY (MHz)
FIGURE 18. SINGLE-TONE SPECTRUM @ 995MHz
FIGURE 19. TWO-TONE SPECTRUM @ 70MHz
0
IMD = -90.3dBFS
-20
-40
-60
-80
-100
-120
0
50
100
150
200
250
FREQUENCY (MHz)
FIGURE 20. TWO-TONE SPECTRUM @ 170MHz
FN6811.1
January 30, 2009
12
KAD5510P-50
The design of the KAD5510P-50 minimizes the effect of
Theory of Operation
process, voltage and temperature variations on the matching
characteristics of the two unit ADCs. The gain and offset of
the two unit ADCs are adjusted after power-on calibration to
minimize the mismatch between the channels. All calibration
is performed using internally generated signals, with the
analog input signal disconnected from the sample and hold
amplifier (SHA).
Functional Description
The KAD5510P-50 is based upon a 10-bit, 250MSPS A/D
converter core that utilizes a pipelined successive
approximation architecture (Figure 21). The input voltage is
captured by a Sample-Hold Amplifier (SHA) and converted
to a unit of charge. Proprietary charge-domain techniques
are used to successively compare the input to a series of
reference charges. Decisions made during the successive
approximation operations determine the digital code for each
input value. The converter pipeline requires twelve samples
to produce a result. Digital error correction is also applied,
resulting in a total latency of fifteen clock cycles. This is
evident to the user as a latency between the start of a
conversion and the data being available on the digital
outputs.
The KAD5510P-50 does not have the ability to adjust timing
skew mismatches as part of the internal calibration
sequence. Clock routing to each unit ADC is carefully
matched, however some timing skew will exist that may
result in a detectable fundamental image spur at f
NYQUIST
± f
.
IN
Power-On Calibration
As mentioned previously, the cores perform a self-calibration
at start-up. An internal power-on-reset (POR) circuit detects
the supply voltage ramps and initiates the calibration when
the analog and digital supply voltages are above a threshold.
The following conditions must be adhered to for the
power-on calibration to execute successfully:
The device contains two units A/D converters with carefully
matched transfer characteristics. The cores are clocked on
alternate clock edges, resulting in a doubling of the sample
rate. The gain, offset and skew errors between the two unit
ADCs can be adjusted via the SPI port to minimize spurs
associated with the interleaving process.
• A frequency-stable conversion clock must be applied to
the CLKP/CLKN pins
Time–interleaved ADC systems can exhibit non–ideal
artifacts in the frequency domain if the individual unit ADC
characteristics are not well matched. Gain, offset and timing
skew mismatches are of primary concern.
• DNC pins (especially 3, 4 and 18) must not be pulled up or
down
• SDO (pin 66) must be high
Gain mismatch results in fundamental image spurs at
• RESETN (pin 25) must begin low
• SPI communications must not be attempted
f
± f . Mismatches in timing skew, which shift the
NYQUIST
IN
sampling instances for the two unit ADCs, will result in spurs
in the same locations. Offset mismatches create spurs at DC
A user-initiated reset can subsequently be invoked in the
event that the above conditions cannot be met at power-up.
and multiples of f
.
NYQUIST
CLOCK
GENERATION
INP
2.5-BIT
FLASH
6-STAGE
1.5-BIT/STAGE
3-STAGE
1-BIT/STAGE
3-BIT
FLASH
SHA
INN
+
–
1.25V
DIGITAL
ERROR
CORRECTION
LVDS/LVCMOS
OUTPUTS
FIGURE 21. ADC CORE BLOCK DIAGRAM
FN6811.1
January 30, 2009
13
KAD5510P-50
The SDO pin requires an external 4.7kΩ pull-up to OVDD. If
the SDO pin is pulled low externally during power-up,
calibration will not be executed properly.
A supply voltage variation of less than 100mV will generally
result in an SNR change of less than 0.1dBFS and SFDR
change of less than 3dBc.
After the power supply has stabilized the internal POR
releases RESETN and an internal pull-up pulls it high, which
starts the calibration sequence. If a subsequent
user-initiated reset is required, the RESETN pin should be
connected to an open-drain driver with a drive strength of
less than 0.5mA.
In situations where the sample rate is not constant, best
results will be obtained if the device is calibrated at the
highest sample rate. Reducing the sample rate by less than
80MSPS will typically result in an SNR change of less than
0.1dBFS and an SFDR change of less than 3dBc.
Figures 25 and 26 show the effect of temperature on SNR
and SFDR performance without recalibration. In each plot
the ADC is calibrated at +25°C and temperature is varied
over the operating range without recalibrating. The average
The calibration sequence is initiated on the rising edge of
RESETN, as shown in Figure 22. The over-range output
(OR) is set high once RESETN is pulled low, and remains in
that state until calibration is complete. The OR output returns
to normal operation at that time, so it is important that the
analog input be within the converter’s full-scale range to
observe the transition. If the input is in an over-range
condition the OR pin will stay high, and it will not be possible
to detect the end of the calibration cycle.
change in SNR/SFDR is shown, relative to the +25°C value.
4
3
2
1
0
While RESETN is low, the output clock
-1
-2
-3
-4
(CLKOUTP/CLKOUTN) is set low. Normal operation of the
output clock resumes at the next input clock edge
(CLKP/CLKN) after RESETN is deasserted. At 500MSPS
the nominal calibration time is 200ms, while the maximum
calibration time is 550ms.
-40
-15
10
35
60
85
CLKN
CLKP
TEMPERATURE (°C)
FIGURE 23. SNR PERFORMANCE vs TEMPERATURE AFTER
+25°C CALIBRATION
CALIBRATION
TIME
RESETN
CALIBRATION
BEGINS
15
10
5
ORP
CALIBRATION
COMPLETE
CLKOUTP
0
FIGURE 22. CALIBRATION TIMING
-5
User Initiated Reset
-10
-15
Recalibration of the ADC can be initiated at any time by
driving the RESETN pin low for a minimum of one clock
cycle. An open-drain driver with a drive strength of less than
0.5mA is recommended, RESETN has an internal high
impedance pull-up to OVDD. As is the case during power-on
reset, the SDO, RESETN and DNC pins must be in the
proper state for the calibration to successfully execute.
-40
-15
10
35
60
85
TEMPERATURE (°C)
FIGURE24. SFDRPERFORMANCEvsTEMPERATUREAFTER
+25°C CALIBRATION
Analog Input
The performance of the KAD5510P-50 changes with
variations in temperature, supply voltage or sample rate. The
extent of these changes may necessitate recalibration,
depending on system performance requirements. Best
performance will be achieved by recalibrating the ADC under
the environmental conditions at which it will operate.
A single fully differential input (VINP/VINN) connects to the
sample and hold amplifier (SHA) of each unit ADC. The ideal
full-scale input voltage is 1.45V, centered at the VCM voltage
of 0.535V as shown in Figure 25.
FN6811.1
January 30, 2009
14
KAD5510P-50
Ω
348O
1.8
1.4
1.0
0.6
0.2
Ω
69.8O
Ω
25O
Ω
100O
INN
INP
217OΩ
KAD5510P-50
VCM
0.725V
CM
VCM
Ω
100O
0.22µF
0.535V
25OΩ
Ω
49.9O
Ω
69.8O
0.1µF
348OΩ
FIGURE 28. DIFFERENTIAL AMPLIFIER INPUT
FIGURE 25. ANALOG INPUT RANGE
A differential amplifier, as shown in Figure 28, can be used in
applications that require DC-coupling. In this configuration
the amplifier will typically dominate the achievable SNR and
distortion performance.
Best performance is obtained when the analog inputs are
driven differentially. The common-mode output voltage,
VCM, should be used to properly bias the inputs as shown in
Figures 26 through 28. An RF transformer will give the best
noise and distortion performance for wideband and/or high
intermediate frequency (IF) inputs. Two different transformer
input schemes are shown in Figures 26 and 27.
Clock Input
The clock input circuit is a differential pair (see Figure 41).
Driving these inputs with a high level (up to 1.8V
on each
P-P
input) sine or square wave will provide the lowest jitter
performance. A transformer with 4:1 impedance ratio will
provide increased drive levels.
ADT1-1WT
ADT1-1WT
1000pF
KAD5510P-50
VCM
The recommended drive circuit is shown in Figure 29. A
duty range of 40% to 60% is acceptable. The clock can be
driven single-ended, but this will reduce the edge rate and
may impact SNR performance. The clock inputs are
internally self-biased to AVDD/2 to facilitate AC-coupling.
0.1µF
FIGURE 26. TRANSFORMER INPUT FOR GENERAL
PURPOSE APPLICATIONS
Ω
1k
Ω
1k
AVDD
200pF
TC4-1W
CLKP
CLKN
ADTL1-12 ADTL1-12
0.1µF
1000pF
200pF
1000pF
Ω
200
KAD5510P-50
VCM
1000pF
200pF
FIGURE 27. TRANSMISSION-LINE TRANSFORMER INPUT
FOR HIGH IF APPLICATIONS
FIGURE 29. RECOMMENDED CLOCK DRIVE
This dual transformer scheme is used to improve
common-mode rejection, which keeps the common-mode
level of the input matched to VCM. The value of the shunt
resistor should be determined based on the desired load
impedance. The differential input resistance of the
KAD5510P-50 is 500Ω.
A selectable 2x frequency divider is provided in series with
the clock input. The divider can be used in the 2x mode with
a sample clock equal to twice the desired sample rate. This
allows the use of the Phase Slip feature, which enables
synchronization of multiple ADCs.
TABLE 1. CLKDIV PIN SETTINGS
The SHA design uses a switched capacitor input stage
(see Figure 40), which creates current spikes when the
sampling capacitance is reconnected to the input voltage.
This causes a disturbance at the input which must settle
before the next sampling point. Lower source impedance will
result in faster settling and improved performance. Therefore
a 1:1 transformer and low shunt resistance are
CLKDIV PIN
AVSS
DIVIDE RATIO
2
Float
1
AVDD
Not Allowed
recommended for optimal performance.
FN6811.1
January 30, 2009
15
KAD5510P-50
The clock divider can also be controlled through the SPI
port, which overrides the CLKDIV pin setting. Details on this
are contained in “Serial Peripheral Interface” on page 19.
should experiment to determine if performance degradation
is observed.
The output mode and LVDS drive current are selected via
the OUTMODE pin as shown in Table 2.
Jitter
In a sampled data system, clock jitter directly impacts the
achievable SNR performance. The theoretical relationship
TABLE 2. OUTMODE PIN SETTINGS
OUTMODE PIN
AVSS
MODE
between clock jitter (t ) and SNR is shown in Equation 1 and
J
LVCMOS
is illustrated in Figure 30.
1
Float
LVDS, 3mA
LVDS, 2mA
⎛
⎝
⎞
⎠
-------------------
SNR = 20 log
(EQ. 1)
10
2πf
t
IN J
AVDD
100
95
90
85
80
75
70
65
60
The output mode can also be controlled through the SPI
port, which overrides the OUTMODE pin setting. Details on
this are contained in “Serial Peripheral Interface” on
page 19.
tj = 0.1ps
14 BITS
tj = 1ps
12 BITS
An external resistor creates the bias for the LVDS drivers. A
10kΩ, 1% resistor must be connected from the RLVDS pin to
OVSS.
tj = 10ps
10 BITS
tj = 100ps
Over-Range Indicator
55
50
The over-range (OR) bit is asserted when the output code
reaches positive full-scale (e.g. 0xFFF in offset binary
mode). The output code does not wrap around during an
over-range condition. The OR bit is updated at the sample
rate.
1
10
100
1000
INPUT FREQUENCY (MHz)
FIGURE 30. SNR vs CLOCK JITTER
This relationship shows the SNR that would be achieved if
clock jitter were the only non-ideal factor. In reality,
achievable SNR is limited by internal factors such as
linearity, aperture jitter and thermal noise. Internal aperture
jitter is the uncertainty in the sampling instant shown in
Figure 1. The internal aperture jitter combines with the input
clock jitter in a root-sum-square fashion, since they are not
statistically correlated, and this determines the total jitter in
the system. The total jitter, combined with other noise
sources, then determines the achievable SNR.
Power Dissipation
The power dissipated by the KAD5510P-50 is primarily
dependent on the sample rate and the output modes: LVDS
vs CMOS and DDR vs SDR. There is a static bias in the
analog supply, while the remaining power dissipation is
linearly related to the sample rate. The output supply
dissipation changes to a lesser degree in LVDS mode, but is
more strongly related to the clock frequency in CMOS mode.
Nap/Sleep
Voltage Reference
Portions of the device may be shut down to save power
during times when operation of the ADC is not required. Two
power saving modes are available: Nap and Sleep. Nap
mode reduces power dissipation to less than 163mW and
recovers to normal operation in approximately 1µs. Sleep
mode reduces power dissipation to less than 18mW but
requires 1ms to recover.
A temperature compensated voltage reference provides the
reference charges used in the successive approximation
operations. The full-scale range of each A/D is proportional
to the reference voltage. The nominal value of the voltage
reference is 1.25V.
Digital Outputs
Output data is available as a parallel bus in LVDS-
compatible or CMOS modes. In either case, the data is
presented in double data rate (DDR) format. Figures 1 and 2
show the timing relationships for LVDS and CMOS modes,
respectively.
All digital outputs (Data, CLKOUT and OR) are placed in a
high impedance state during Nap or Sleep. The input clock
should remain running and at a fixed frequency during Nap
or Sleep. Recovery time from Nap mode will increase if the
clock is stopped, since the internal DLL can take up to 52µs
to regain lock at 250MSPS.
Additionally, the drive current for LVDS mode can be set to a
nominal 3mA or a power-saving 2mA. The lower current
setting can be used in designs where the receiver is in close
physical proximity to the ADC. The applicability of this setting
is dependent upon the PCB layout, therefore the user
FN6811.1
January 30, 2009
16
KAD5510P-50
By default after the device is powered on, the operational
state is controlled by the NAPSLP pin as shown in Table 3.
Converting back to offset binary from Gray code must be
done recursively, using the result of each bit for the next
lower bit as shown in Figure 32.
TABLE 3. NAPSLP PIN SETTINGS
GRAY CODE
9
8
7
1
0
• • • •
NAPSLP PIN
AVSS
MODE
Normal
Sleep
Nap
Float
AVDD
• • • •
• • • •
• • • •
The power down mode can also be controlled through the
SPI port, which overrides the NAPSLP pin setting. Details on
this are contained in “Serial Peripheral Interface” on
page 19. This is an indexed function when controlled from
the SPI, but a global function when driven from the pin.
Data Format
Output data can be presented in three formats: two’s
complement, Gray code and offset binary. The data format is
selected via the OUTFMT pin as shown in Table 4.
TABLE 4. OUTFMT PIN SETTINGS
BINARY
9
8
7
1
0
OUTFMT PIN
AVSS
MODE
Offset Binary
Two’s Complement
Gray Code
FIGURE 32. GRAY CODE TO BINARY CONVERSION
Float
Mapping of the input voltage to the various data formats is
shown in Table 5.
AVDD
TABLE 5. INPUT VOLTAGE TO OUTPUT CODE MAPPING
The data format can also be controlled through the SPI port,
which overrides the OUTFMT pin setting. Details on this are
contained in “Serial Peripheral Interface” on page 19.
INPUT
VOLTAGE
OFFSET
BINARY
TWO’S
COMPLEMENT
GRAY CODE
000 00 000 00
000 00 000 01
–Full Scale 000 00 000 00
100 00 000 00
100 00 000 01
Offset binary coding maps the most negative input voltage to
code 0x000 (all zeros) and the most positive input to 0xFFF
(all ones). Two’s complement coding simply complements
the MSB of the offset binary representation.
–Full Scale 000 00 000 01
+ 1LSB
Mid–Scale 100 00 000 00
000 00 000 00
011 11 111 10
110 00 000 00
100 00 000 01
+Full Scale
– 1LSB
111 11 111 10
When calculating Gray code, the MSB is unchanged. The
remaining bits are computed as the XOR of the current bit
position and the next most significant bit. Figure 31 shows
this operation.
+Full Scale
111 11 111 11
011 11 111 11
100 00 000 00
BINARY
9
8
7
1
0
• • • •
• • • •
• • • •
GRAY CODE
9
8
7
1
0
FIGURE 31. BINARY TO GRAY CODE CONVERSION
FN6811.1
January 30, 2009
17
KAD5510P-50
CSB
SCLK
SDIO
R/W
W1
W0
A12
A11
A10
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
FIGURE 33. MSB-FIRST ADDRESSING
CSB
SCLK
SDIO
A0
A1
A2
A11
A12
W0
W1
R/W
D0
D1
D2
D3
D4
D5
D6
D7
FIGURE 34. LSB-FIRST ADDRESSING
t
H
t
t
t
S
CLK
LO
t
t
DS
HI
t
DH
CSB
SCLK
SDIO
R/W
W1
W0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
FIGURE 35. INSTRUCTION/ADDRESS PHASE
CSB STALLING
CSB
SCLK
SDIO
INSTRUCTION/ADDRESS
DATA WORD 1
DATA WORD 2
FIGURE 36. 2-BYTE TRANSFER
LAST LEGAL
CSB STALLING
CSB
SCLK
SDIO
INSTRUCTION/ADDRESS
DATA WORD 1
DATA WORD N
FIGURE 37. N-BYTE TRANSFER
FN6811.1
January 30, 2009
18
KAD5510P-50
or written (see Table 6). The lower 13 bits contain the first
Serial Peripheral Interface
address for the data transfer. This relationship is illustrated in
Figure 35, and timing values are given in “Switching
Specifications” on page 7.
A serial peripheral interface (SPI) bus is used to facilitate
configuration of the device and to optimize performance. The
SPI bus consists of chip select (CSB), serial clock (SCLK)
serial data input (SDI), and serial data input/output (SDIO).
The maximum SCLK rate is equal to the ADC sample rate
After the instruction/address bytes have been read, the
appropriate number of data bytes are written to or read from
the ADC (based on the R/W bit status). The data transfer will
continue as long as CSB remains low and SCLK is active.
Stalling of the CSB pin is allowed at any byte boundary
(instruction/address or data) if the number of bytes being
transferred is three or less. For transfers of four bytes or
more, CSB is allowed stall in the middle of the
(f
) divided by 32 for write operations and f
SAMPLE
SAMPLE
= 250MHz, maximum
divided by 132 for reads. At f
SAMPLE
SCLK is 15.63MHz for writing and 3.79MHz for read
operations. There is no minimum SCLK rate.
The following sections describe various registers that are
used to configure the SPI or adjust performance or functional
parameters. Many registers in the available address space
(0x00 to 0xFF) are not defined in this document. Additionally,
within a defined register there may be certain bits or bit
combinations that are reserved. Undefined registers and
undefined values within defined registers are reserved and
should not be selected. Setting any reserved register or value
may produce indeterminate results.
instruction/address bytes or before the first data byte. If CSB
transitions to a high state after that point the state machine
will reset and terminate the data transfer.
TABLE 6. BYTE TRANSFER SELECTION
[W1:W0]
BYTES TRANSFERRED
00
01
10
11
1
2
3
SPI Physical Interface
The serial clock pin (SCLK) provides synchronization for the
data transfer. By default, all data is presented on the serial
data input/output (SDIO) pin in three-wire mode. The state of
the SDIO pin is set automatically in the communication
protocol (described in the following paragraphs). A dedicated
serial data output pin (SDO) can be activated by setting
0x00[7] high to allow operation in four-wire mode.
4 or more
Figures 36 and 37 illustrate the timing relationships for
2-byte and N-byte transfers, respectively. The operation for a
3-byte transfer can be inferred from these diagrams.
SPI Configuration
The SPI port operates in a half duplex master/slave
configuration, with the KAD5510P-50 functioning as a slave.
Multiple slave devices can interface to a single master in
four-wire mode only, since the SDIO output of an
ADDRESS 0X00: CHIP_PORT_CONFIG
Bit ordering and SPI reset are controlled by this register. Bit
order can be selected as MSB to LSB (MSB first) or LSB to
MSB (LSB first) to accommodate various microcontrollers.
unaddressed device is asserted in three wire mode.
Bit 7 SDO Active
Bit 6 LSB First
The chip-select bar (CSB) pin determines when a slave
device is being addressed. Multiple slave devices can be
written to concurrently, but only one slave device can be
read from at a given time (again, only in four-wire mode). If
multiple slave devices are selected for reading at the same
time, the results will be indeterminate.
Setting this bit high configures the SPI to interpret serial
data as arriving in LSB to MSB order.
Bit 5 Soft Reset
Setting this bit high resets all SPI registers to default
values.
The communication protocol begins with an
instruction/address phase. The first rising SCLK edge
following a high to low transition on CSB determines the
beginning of the two-byte instruction/address command;
SCLK must be static low before the CSB transition Data can
be presented in MSB-first order or LSB-first order. The
default is MSB-first, but this can be changed by setting
0x00[6] high. Figures 33 and 34 show the appropriate bit
ordering for the MSB-first and LSB-first modes, respectively.
In MSB-first mode the address is incremented for multi-byte
transfers, while in LSB-first mode it’s decremented.
Bit 4 Reserved
This bit should always be set high.
Bits 3:0 These bits should always mirror bits 4:7 to avoid
ambiguity in bit ordering.
ADDRESS 0X02: BURST_END
If a series of sequential registers are to be set, burst mode
can improve throughput by eliminating redundant addressing.
In 3-wire SPI mode the burst is ended by pulling the CSB pin
high. If the device is operated in 2-wire mode the CSB pin is
not available. In that case, setting the burst_end address
determines the end of the transfer. During a write operation,
In the default mode the MSB is R/W, which determines if the
data is to be read (active high) or written. The next two bits,
W1 and W0, determine the number of data bytes to be read
FN6811.1
January 30, 2009
19
KAD5510P-50
the user must be cautious to transmit the correct number of
bytes based on the starting and ending addresses.
ADDRESS 0X22: GAIN_COARSE
ADDRESS 0X23: GAIN_MEDIUM
ADDRESS 0X24: GAIN_FINE
Bits 7:0 Burst End Address
This register value determines the ending address of the
burst data.
Gain of the ADC core can be adjusted in coarse, medium and
fine steps. Coarse gain is a 4-bit adjustment while medium
and fine are 8-bit. Multiple Coarse Gain Bits can be set for a
total adjustment range of +/- 4.2%. ( ‘0011’ =~ -4.2% and
‘1100’ =~ +4.2% ) It is recommended to use one of the coarse
gain settings (-4.2%, -2.8%, -1.4%, 0, 1.4%, 2.8%, 4.2%) and
fine-tune the gain using the registers at 23h and 24h.
Device Information
ADDRESS 0X08: CHIP_ID
ADDRESS 0X09: CHIP_VERSION
The generic die identifier and a revision number,
respectively, can be read from these two registers.
The default value of each register will be the result of the
self-calibration after initial power-up. If a register is to be
incremented or decremented, the user should first read the
register value then write the incremented or decremented
value back to the same register.
Indexed Device Configuration/Control
ADDRESS 0X10: DEVICE_INDEX_A
Bits 1:0 ADC01, ADC00
TABLE 8. COARSE GAIN ADJUSTMENT
NOMINAL COARSE GAIN ADJUST
Determines which ADC is addressed. Valid states for this
register are 0x01 or 0x10. The two ADC cores cannot be
adjusted concurrently.
0x22[3:0]
(%)
+2.8
+1.4
-2.8
-1.4
A common SPI map, which can accommodate single-channel
or multi-channel devices, is used for all Intersil ADC products.
Certain configuration commands (identified as Indexed in the
SPI map) can be executed on a per-converter basis. This
register determines which converter is being addressed for an
Indexed command. It is important to note that only a single
converter can be addressed at a time.
Bit3
Bit2
Bit1
Bit0
TABLE 9. MEDIUM AND FINE GAIN ADJUSTMENTS
0x23[7:0]
MEDIUM GAIN
0x24[7:0]
FINE GAIN
This register defaults to 00h, indicating that no ADC is
addressed. Error code ‘AD’ is returned if any indexed register
is read from without properly setting device_index_A.
PARAMETER
Steps
256
-2%
256
–Full Scale (0x00)
Mid–Scale (0x80)
+Full Scale (0xFF)
Nominal Step Size
-0.20%
0.00%
ADDRESS 0X20: OFFSET_COARSE
ADDRESS 0X21: OFFSET_FINE
0.00%
+2%
+0.2%
0.0016%
The input offset of the ADC core can be adjusted in fine and
coarse steps. Both adjustments are made via an 8-bit word
as detailed in Table 7. The data format is two’s complement.
0.016%
ADDRESS 0X25: MODES
The default value of each register will be the result of the
self-calibration after initial power-up. If a register is to be
incremented or decremented, the user should first read the
register value then write the incremented or decremented
value back to the same register.
Two distinct reduced power modes can be selected. By
default, the tri-level NAPSLP pin can select normal
operation, nap or sleep modes (refer to “Nap/Sleep” on
page 16). This functionality can be overridden and controlled
through the SPI. This is an indexed function when controlled
from the SPI, but a global function when driven from the pin.
This register is not changed by a Soft Reset.
TABLE 7. OFFSET ADJUSTMENTS
0x20[7:0]
0x21[7:0]
PARAMETER
Steps
COARSE OFFSET
FINE OFFSET
TABLE 10. POWER-DOWN CONTROL
0x25[2:0]
255
255
–Full Scale (0x00)
Mid–Scale (0x80)
+Full Scale (0xFF)
Nominal Step Size
-133LSB (-47mV)
0.0LSB (0.0mV)
+133LSB (+47mV)
1.04LSB (0.37mV)
-5LSB (-1.75mV)
0.0LSB
VALUE
POWER-DOWN MODE
000
Pin Control
+5LSB (+1.75mV)
0.04LSB (0.014mV)
001
Normal Operation
Nap Mode
010
100
Sleep Mode
FN6811.1
January 30, 2009
20
KAD5510P-50
overridden and controlled through the SPI, as shown in
Global Device Configuration/Control
Table 12. This register is not changed by a Soft Reset.
ADDRESS 0X70: SKEW_DIFF
TABLE 12. CLOCK DIVIDER SELECTION
The value in the skew_diff register adjusts the timing skew
between the two ADCs cores. The nominal range and
resolution of this adjustment are given in Table 11. The
default value of this register after power-up is 80h.
0x72[2:0]
VALUE
000
CLOCK DIVIDER
Pin Control
TABLE 11. DIFFERENTIAL SKEW ADJUSTMENT
0x70[7:0]
001
Divide by 1
010
Divide by 2
PARAMETER
DIFFERENTIAL SKEW
100
Not Allowed
Steps
256
-6.5ps
0.0ps
+6.5ps
51fs
–Full Scale (0x08)
Mid–Scale (0x00)
+Full Scale (0x07)
Nominal Step Size
ADDRESS 0X73: OUTPUT_MODE_A
The output_mode_A register controls the physical output
format of the data, as well as the logical coding. The
KAD5510P-50 can present output data in two physical
formats: LVDS or LVCMOS. Additionally, the drive strength
in LVDS mode can be set high (3mA) or low (2mA). By
default, the tri-level OUTMODE pin selects the mode and
drive level (refer to “Digital Outputs” on page 16). This
functionality can be overridden and controlled through the
SPI, as shown in Table 13.
ADDRESS 0X71: PHASE_SLIP
When using the clock divider, it’s not possible to determine the
synchronization of the incoming and divided clock phases.
This is particularly important when multiple ADCs are used in
a time-interleaved system. The phase slip feature allows the
rising edge of the divided clock to be advanced by one input
clock cycle when in CLK/2 mode, as shown in Figure 38.
Execution of a phase_slip command is accomplished by first
writing a ‘0’ to bit 0 at address 71h followed by writing a ‘1’ to
bit 0 at address 71h (32 sclk cycles.)
Data can be coded in three possible formats: two’s
complement, Gray code or offset binary. By default, the
tri-level OUTFMT pin selects the data format (refer to “Data
Format” on page 17). This functionality can be overridden
and controlled through the SPI, as shown in Table 14.
CLK
This register is not changed by a Soft Reset.
1.00ns
TABLE 13. OUTPUT MODE CONTROL
VALUE
000
0x93[7:5]
Pin Control
LVDS 2mA
LVDS 3mA
LVCMOS
CLK÷2
2.00ns
001
ADC0 CLOCK
010
ADC1 CLOCK
100
4.00ns
ADC0 CLOCK
SLIP ONCE
TABLE 14. OUTPUT FORMAT CONTROL
0x93[2:0]
ADC1 CLOCK
SLIP ONCE
VALUE
OUTPUT FORMAT
000
Pin Control
ADC0 CLOCK
SLIP TWICE
001
Two’s Complement
Gray Code
010
ADC1 CLOCK
SLIP TWICE
100
Offset Binary
FIGURE 38. PHASE SLIP: CLK÷2 MODE, f
= 1000MHz
CLOCK
ADDRESS 0X74: OUTPUT_MODE_B
ADDRESS 0X72: CLOCK_DIVIDE
ADDRESS 0X75: CONFIG_STATUS
The KAD5510P-50 has a selectable clock divider that can be
set to divide by two or one (no division). By default, the
tri-level CLKDIV pin selects the divisor (refer to “Clock Input
Considerations” on page 25). This functionality can be
Bit 6 DLL Range
This bit sets the DLL operating range to fast (default) or
slow.
FN6811.1
January 30, 2009
21
KAD5510P-50
Internal clock signals are generated by a delay-locked loop
ADDRESS 0XC0: TEST_IO
(DLL), which has a finite operating range. Table 15 shows the
allowable sample rate ranges for the slow and fast settings.
Bits 7:6 User Test Mode
These bits set the test mode to static (0x00) or alternate
(0x01) mode. Other values are reserved.
TABLE 15. DLL RANGES
DLL RANGE
Slow
MIN
80
MAX
200
UNIT
MSPS
MSPS
The four LSBs in this register (Output Test Mode) determine
the test pattern in combination with registers 0xC2 through
0xC5. Refer to Table 17.
Fast
160
500
TABLE 16. OUTPUT TEST MODES
0xC0[3:0]
OUTPUT TEST
The output_mode_B and config_status registers are used in
conjunction to enable DDR mode and select the frequency
range of the DLL clock generator. The method of setting
these options is different from the other registers.
VALUE
0000
0001
0010
0011
0100
0101
0110
0111
MODE
WORD 1
WORD 2
Off
Midscale
0x8000
0xFFFF
0x0000
0xAAAA
N/A
N/A
N/A
READ
OUTPUT_MODE_B
0x74
Positive Full-Scale
Negative Full-Scale
Checkerboard
Reserved
N/A
READ
CONFIG_STATUS
WRITE TO
0x74
0x5555
N/A
0x75
DESIRED
VALUE
Reserved
N/A
N/A
FIGURE 39. SETTING OUTPUT_MODE_B REGISTER
One/Zero
0xFFFF
user_patt1
0x0000
user_patt2
1000
User Pattern
The procedure for setting output_mode_B is shown in
Figure 39. Read the contents of output_mode_B and
config_status and XOR them. Then XOR this result with the
desired value for output_mode_B and write that XOR result
to the register.
ADDRESS 0XC2: USER_PATT1_LSB
ADDRESS 0XC3: USER_PATT1_MSB
These registers define the lower and upper eight bits,
respectively, of the first user-defined test word.
Device Test
ADDRESS 0XC4: USER_PATT2_LSB
ADDRESS 0XC5: USER_PATT2_MSB
The KAD5510P-50 can produce preset or user defined
patterns on the digital outputs to facilitate in-situ testing. A
static word can be placed on the output bus, or two different
words can alternate. In the alternate mode, the values
defined as Word 1 and Word 2 (as shown in Table 16) are
set on the output bus on alternating clock phases. The test
mode is enabled asynchronously to the sample clock,
therefore several sample clock cycles may elapse before the
data is present on the output bus.
These registers define the lower and upper eight bits,
respectively, of the second user-defined test word.
FN6811.1
January 30, 2009
22
KAD5510P-50
SPI Memory Map
TABLE 17. SPI MEMORY MAP
Addr
(Hex)
Parameter
Name
Bit 7
(MSB)
Bit 0
(LSB)
Def. Value
(Hex)
Indexed/
Global
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
00
port_config
SDO
Active
LSB
First
Soft
Reset
Mirror
(bit5)
Mirror
(bit6)
Mirror
(bit7)
00h
G
01
02
Reserved
burst_end
Reserved
chip_id
Reserved
Burst end address [7:0]
Reserved
00h
G
03-07
08
Chip ID #
Read only
Read only
00h
G
G
I
09
10
chip_version
device_index_A
Reserved
Chip Version #
Reserved
ADC01 ADC00
11-1F
20
Reserved
Coarse Offset
Fine Offset
offset_coarse
offset_fine
cal. value
cal. value
cal. value
cal. value
cal. value
I
I
I
I
I
I
21
22
gain_coarse
gain_medium
gain_fine
Reserved
Coarse Gain
23
Medium Gain
Fine Gain
24
25
modes
Power-Down Mode [2:0]
000 = Pin Control
001 = Normal Operation
010 = Nap
00h
NOT
affected by
Soft
100 = Sleep
Reset
other codes = Reserved
26-5F
60-6F
70
Reserved
Reserved
skew_diff
phase_slip
Reserved
Reserved
Differential Skew
Reserved
80h
00h
71
Next
Clock
Edge
G
G
72
73
74
clock_divide
Clock Divide [2:0]
000=Pin Control
001=divide by 1
010=divide by 2
100=divide by 4
00h
NOT
affected by
Soft Reset
other codes=Reserved
output_mode_A Output Mode [2:0]
000 = Pin Control
Output Format [2:0]
000 = Pin Control
001 = Twos Complement
010 = Gray Code
100 = Offset Binary
other codes = Reserved
00h
NOT
affected by
Soft Reset
G
001 = LVDS 2mA
010 = LVDS 3mA
100 = LVCMOS
other codes = Reserved
output_mode_B
DLL
00h
NOT
affected by
Soft
G
G
Range
0 = fast
1 = slow
Reset
75
config_status
Reserved
XOR
Result
Read Only
76-BF
Reserved
FN6811.1
January 30, 2009
23
KAD5510P-50
TABLE 17. SPI MEMORY MAP (Continued)
Addr
(Hex)
Parameter
Name
Bit 7
(MSB)
Bit 0
(LSB)
Def. Value
(Hex)
Indexed/
Global
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
C0
test_io
User Test Mode
[1:0]
Output Test Mode [3:0]
00h
G
0 = Off
7 = One/Zero
1 = Midscale Short Word Toggle
00 = Single
2 = +FS Short
3 = -FS Short
4 = Checker Board
5 = Reserved
6 = Reserved
8 = User Input
9-15 = Reserved
01 = Alternate
10 = Reserved
11 = Reserved
C1
C2
Reserved
Reserved
00h
00h
00h
00h
00h
G
G
G
G
G
user_patt 1_lsb
user_patt1_msb
user_patt 2_lsb
user_patt2_msb
Reserved
B7
B15
B7
B6
B14
B6
B5
B13
B5
B4
B12
B4
B3
B11
B3
B2
B10
B2
B1
B9
B1
B9
B0
B8
B0
B8
C3
C4
C5
B15
B14
B13
B12
B11
B10
C6-FF
Reserved
Equivalent Circuits
AVDD
TO
CLOCK-
AVDD
PHASE
GENERATION
CLKP
AVDD
AVDD
CSAMP
1.6pF
TO
CHARGE
PIPELINE
11kOΩ
INP
18kOΩ
18kOΩ
Φ
Φ
3
2
Φ
F 1
Ω
500
CSAMP
1.6pF
AVDD
AVDD
11kOΩ
TO
INN
CHARGE
PIPELINE
CLKN
FΦ2
Φ3
Φ1
FIGURE 40. ANALOG INPUTS
FIGURE 41. CLOCK INPUTS
AVDD
AVDD
(20k PULL-UP
ON RESETN
ONLY)
AVDD
OVDD
Ω
75kO
AVDD
OVDD
TO
SENSE
LOGIC
75kOΩ
OVDD
INPUT
20kΩ
Ω
280O
INPUT
TO
LOGIC
280Ω
Ω
75kO
Ω
75kO
FIGURE 42. TRI-LEVEL DIGITAL INPUTS
FIGURE 43. DIGITAL INPUTS
FN6811.1
January 30, 2009
24
KAD5510P-50
Equivalent Circuits (Continued)
OVDD
2mA OR
3mA
OVDD
DATA
DATA
D[9:0]P
OVDD
OVDD
D[9:0]N
OVDD
DATA
DATA
DATA
D[9:0]
2mA OR
3mA
FIGURE 44. LVDS OUTPUTS
FIGURE 45. CMOS OUTPUTS
AVDD
VCM
+
–
0.535V
FIGURE 46. VCM_OUT OUTPUT
device pins. Longer traces will increase inductance, resulting
in diminished dynamic performance and accuracy. Make
sure that connections to ground are direct and low
impedance. Avoid forming ground loops.
Layout Considerations
Split Ground and Power Planes
Data converters operating at high sampling frequencies require
extra care in PC board layout. Many complex board designs
benefit from isolating the analog and digital sections. Analog
supply and ground planes should be laid out under signal and
clock inputs. Locate the digital planes under outputs and logic
pins. Grounds should be joined under the chip.
LVDS Outputs
Output traces and connections must be designed for 50Ω
(100Ω differential) characteristic impedance. Keep traces
direct and minimize bends where possible. Avoid crossing
ground and power-plane breaks with signal traces.
Clock Input Considerations
LVCMOS Outputs
Use matched transmission lines to the transformer inputs for
the analog input and clock signals. Locate transformers and
terminations as close to the chip as possible.
Output traces and connections must be designed for 50Ω
characteristic impedance.
Unused Inputs
Exposed Paddle
Standard logic inputs (RESETN, CSB, SCLK, SDIO, SDO)
which will not be operated do not require connection to
ensure optimal ADC performance. These inputs can be left
floating if they are not used. Tri-level inputs (NAPSLP,
OUTMODE, OUTFMT, CLKDIV) accept a floating input as a
valid state, and therefore should be biased according to the
desired functionality.
The exposed paddle must be electrically connected to analog
ground (AVSS) and should be connected to a large copper
plane using numerous vias for optimal thermal performance.
Bypass and Filtering
Bulk capacitors should have low equivalent series
resistance. Tantalum is a good choice. For best
performance, keep ceramic bypass capacitors very close to
FN6811.1
January 30, 2009
25
KAD5510P-50
Signal-to-Noise Ratio (without Harmonics) is the ratio of
Definitions
the RMS signal amplitude to the RMS sum of all other
spectral components below one-half the sampling frequency,
excluding harmonics and DC.
Analog Input Bandwidth is the analog input frequency at
which the spectral output power at the fundamental
frequency (as determined by FFT analysis) is reduced by
3dB from its full-scale low-frequency value. This is also
referred to as Full Power Bandwidth.
SNR and SINAD are either given in units of dB when the
power of the fundamental is used as the reference, or dBFS
(dB to full scale) when the converter’s full-scale input power
is used as the reference.
Aperture Delay or Sampling Delay is the time required
after the rise of the clock input for the sampling switch to
open, at which time the signal is held for conversion.
Spurious-Free-Dynamic Range (SFDR) is the ratio of the
RMS signal amplitude to the RMS value of the largest
spurious spectral component. The largest spurious spectral
component may or may not be a harmonic.
Aperture Jitter is the RMS variation in aperture delay for a
set of samples.
Clock Duty Cycle is the ratio of the time the clock wave is at
logic high to the total time of one clock period.
Revision History
Differential Non-Linearity (DNL) is the deviation of any
code width from an ideal 1 LSB step.
DATE
8/6/08
12/5/08
REVISION
CHANGE
Rev 1
Initial Release of Production Datasheet
Effective Number of Bits (ENOB) is an alternate method of
specifying Signal to Noise-and-Distortion Ratio (SINAD). In
dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02
FN6811.0 Converted to intersil template. Assigned
file number FN6811. Rev 0 - first release
(as preliminary datasheet) with new file
number.
Gain Error is the ratio of the difference between the voltages
that cause the lowest and highest code transitions to the
full-scale voltage less 2 LSB. It is typically expressed in percent.
1/19/09
FN6811.1 P1; revised Key Specs
P2; added Part Marking column to Order
Info
P4; Moved Thermal Impedance under
Thermal Info (used to be on p. 7). Added
Theta JA Note 2.
P4-7; edits throughout the Specs table.
Added Notes 8 and 9. Revised Notes 6
and 7.
P7; Removed ESD section
P10-12; revised Performance Curves
throughout
Integral Non-Linearity (INL) is the maximum deviation of
the ADC’s transfer function from a best fit line determined by
a least squares curve fit of that transfer function, measured
in units of LSBs.
Least Significant Bit (LSB) is the bit that has the smallest
value or weight in a digital word. Its value in terms of input
N
voltage is V /(2 -1) where N is the resolution in bits.
FS
P14; User Inititated Reset section;
revised 2nd sentence of 1st paragraph
P16; Nap/Sleep; revised 3rd and 4th
sentences of 1st paragraph
Missing Codes are output codes that are skipped and will
never appear at the ADC output. These codes cannot be
reached with any input value.
P19; Serial Peripheral Interface; revised
2nd to last sentence of 1st paragraph. SPI
Physical Interface; revised 2nd and 3rd
sentences of 4th paragraph
P20; added last 2 sentences to 1st
paragraph of "ADDRESS 0X24:
GAIN_FINE". Revised Table 8
P21; revised last 2 sentences of
"ADDRESS 0X71: PHASE_SLIP".
Removed Figure of "PHASE SLIP: CLK÷1
MODE, fCLOCK = 500MHz"
P24; revised Figure 43
Most Significant Bit (MSB) is the bit that has the largest
value or weight.
Pipeline Delay is the number of clock cycles between the
initiation of a conversion and the appearance at the output
pins of the data.
Power Supply Rejection Ratio (PSRR) is the ratio of the
observed magnitude of a spur in the ADC FFT, caused by an
AC signal superimposed on the power supply voltage.
Signal to Noise-and-Distortion (SINAD) is the ratio of the
RMS signal amplitude to the RMS sum of all other spectral
components below one half the clock frequency, including
harmonics but excluding DC.
P24; Table 17; revised Bits7:4, Addr C0
Throughout; formatted graphics to Intersil
standards
2/25/09
6811.1 Changed date to 2009 from 2008 no rev
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6811.1
January 30, 2009
26
KAD5510P-50
Package Outline Drawing
L72.10x10D
72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 11/08
10.00
A
4X 8.50
PIN 1
INDEX AREA
PIN 1
INDEX AREA
B
55
72
6
6
1
54
68X 0.50
Exp. DAP
6.00 Sq.
10.00
18
37
(4X)
0.15
36
19
72X 0.24
72X 0.40
BOTTOM VIEW
4
TOP VIEW
0.10 M C A B
SEE DETAIL "X"
0.90 Max
C
C
0.10
0.08 C
SEATING PLANE
68X 0.50
SIDE VIEW
72X 0.24
9.80 Sq
6.00 Sq
5
0 . 2 REF
C
0 . 00 MIN.
0 . 05 MAX.
72X 0.60
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1.
Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
3.
Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
Tiebar shown (if present) is a non-functional feature.
5.
6.
The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
FN6811.1
January 30, 2009
27
相关型号：
KAD5512HP-12Q48
12-Bit, 125MSPS Single-Channel ADC with LVDS/LVCMOS Outputs; QFN48, QFN72; Temp Range: -40° to 85°C
RENESAS
©2020 ICPDF网 联系我们和版权申明