IDT74LVC823APG [IDT]
3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O; 3.3V CMOS的9位总线接口触发器具有三态输出和5V兼容的I / O型号: | IDT74LVC823APG |
厂家: | INTEGRATED DEVICE TECHNOLOGY |
描述: | 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
文件: | 总6页 (文件大小:70K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
3.3V CMOS 9-BIT
IDT74LVC823A
BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS
AND 5 VOLT TOLERANT I/O
DESCRIPTION:
FEATURES:
The LVC823A 9-bit bus-interface flip-flop is built using advanced dual
metalCMOStechnology. TheLVC823Adeviceisdesignedspecificallyfor
driving highly capacitive or relatively low-impedance loads. The device is
particularly suitable for implementing wider buffer registers, I/O ports,
bidirectional bus drivers with parity, and working registers.
• 0.5 MICRON CMOS Technology
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
• VCC = 3.3V ± 0.3V, Normal Range
• VCC = 2.7V to 3.6V, Extended Range
• CMOS power levels (0.4µ W typ. static)
• Rail-to-rail output swing for increased noise margin
• All inputs, outputs, and I/O are 5V tolerant
• Supports hot insertion
Withtheclock-enable(CLKEN)inputlow,thenineD-typeedge-triggered
flip-flopsenterdataonthelow-to-hightransitionsoftheclock.TakingCLKEN
high disables the clock buffer, latching the outputs. This device has
noninverting data (D) inputs. Taking the clear (CLR) input low causes the
nine Q outputs to go low, independently of the clock.
• Available in SSOP, QSOP, and TSSOP packages
Abufferedoutput-enable(OE)inputcanbeusedtoplacethenineoutputs
in either a normal logic state (high or low logic levels) or a high-impedance
state. OEdoesnotaffectinternaloperationsofthelatch. Previouslystored
data can be retained or new data can be entered while the outputs are in
thehigh-impedancestate.
DRIVE FEATURES:
• High Output Drivers: ±24mA
• Reduced system switching noise
The LVC823A has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speedperformance.
To ensure the high-impedance state during power up or power down,
OE should be tied to VCC through a pullup resistor; the minimum value of
the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
theuseofthisdeviceasatranslatorinamixed3.3V/5Vsystemenvironment.
APPLICATIONS:
• 3.3V high speed systems
• 3.3V and lower voltage computing systems
FUNCTIONALBLOCKDIAGRAM
1
OE
11
CLR
14
CLKEN
R
13
CLK
23
C1
1Q
2
1D
1D
TO EIGHT OTHER CHANNELS
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
INDUSTRIAL TEMPERATURE RANGE
JANUARY 2004
1
©
2004 Integrated Device Technology, Inc.
DSC-4608/2
IDT74LVC823A
3.3VCMOS9-BITBUS-INTERFACEFLIP-FLOP
INDUSTRIALTEMPERATURERANGE
ABSOLUTEMAXIMUMRATINGS(1)
PINCONFIGURATION
Symbol
VTERM
TSTG
Description
Terminal Voltage with Respect to GND
Storage Temperature
Max
Unit
V
–0.5 to +6.5
–65 to +150
–50 to +50
–50
°C
mA
mA
IOUT
DC Output Current
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
VCC
1Q
OE
1D
2D
3D
4D
5D
6D
7D
8D
9D
IIK
IOK
Continuous Clamp Current,
VI < 0 or VO < 0
ICC
ISS
Continuous Current through each
VCC or GND
±100
mA
2Q
NOTE:
3Q
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
4Q
5
5Q
6
6Q
7
CAPACITANCE (TA = +25°C, F = 1.0MHz)
Symbol
Parameter(1)
Conditions
VIN = 0V
VOUT = 0V
VIN = 0V
Typ.
Max. Unit
7Q
8
CIN
Input Capacitance
Output Capacitance
I/O Port Capacitance
4.5
6
8
8
pF
pF
pF
COUT
CI/O
5.5
8Q
9
6.5
9Q
10
11
12
NOTE:
1. As applicable to the device type.
CLKEN
CLR
CLK
GND
PINDESCRIPTION
Pin Names
Description
OE
CLK
CLKEN
CLR
xD
OutputEnableInput(ActiveLOW)
Clock Input
SSOP/ QSOP/ TSSOP
TOP VIEW
Clock Enable Input (Active LOW)
Clear Input (Active LOW)
DataInputs
xQ
DataOutputs
(1)
FUNCTION TABLE (EACH FLIP-FLOP)
Inputs
Outputs
OE
L
CLR
L
CLKEN
CLK
X
xD
X
xQ
L
X
L
L
H
↑
↑
H
L
H
L
H
L
L
Q(2)
L
H
H
X
X
X
H
X
X
X
Z
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
↑ = LOW-to-HIGH transition
2. Output level before indicated steady-state input conditions were established.
2
IDT74LVC823A
INDUSTRIALTEMPERATURERANGE
3.3VCMOS9-BITBUS-INTERFACEFLIP-FLOP
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE
FollowingConditionsApplyUnlessOtherwiseSpecified:
Operating Condition: TA = –40°C to +85°C
Symbol
Parameter
Test Conditions
Min.
1.7
2
Typ.(1)
—
Max.
—
Unit
VIH
Input HIGH Voltage Level
VCC = 2.3V to 2.7V
VCC = 2.7V to 3.6V
V
—
—
VIL
Input LOW Voltage Level
Input Leakage Current
VCC = 2.3V to 2.7V
VCC = 2.7V to 3.6V
—
—
—
—
0.7
0.8
V
IIH
IIL
VCC = 3.6V
VI = 0 to 5.5V
—
—
±5
µA
µA
IOZH
IOZL
High Impedance Output Current
(3-State Output pins)
VCC = 3.6V
VO = 0 to 5.5V
—
—
±10
IOFF
VIK
VH
Input/Output Power Off Leakage
Clamp Diode Voltage
VCC = 0V, VIN or VO ≤ 5.5V
—
—
—
±50
µA
V
VCC = 2.3V, IIN = –18mA
–0.7
–1.2
Input Hysteresis
VCC = 3.3V
VCC = 3.6V
—
—
100
—
—
10
mV
µA
ICCL
ICCH
ICCZ
Quiescent Power Supply Current
VIN = GND or VCC
3.6 ≤ VIN ≤ 5.5V(2)
—
—
—
—
10
500
∆ICC
Quiescent Power Supply Current
Variation
One input at VCC - 0.6V, other inputs at VCC or GND
µA
NOTES:
1. Typical values are at VCC = 3.3V, +25°C ambient.
2. This applies in the disabled state only.
OUTPUTDRIVECHARACTERISTICS
Symbol
Parameter
TestConditions(1)
Min.
VCC – 0.2
2
Max.
—
Unit
VOH
Output HIGH Voltage
VCC = 2.3V to 3.6V
IOH = – 0.1mA
IOH = – 6mA
IOH = – 12mA
V
VCC = 2.3V
VCC = 2.3V
VCC = 2.7V
VCC = 3V
—
1.7
—
2.2
—
2.4
—
VCC = 3V
IOH = – 24mA
IOL = 0.1mA
IOL = 6mA
2.2
—
VOL
OutputLOWVoltage
VCC = 2.3V to 3.6V
VCC = 2.3V
—
0.2
0.4
0.7
0.4
0.55
V
—
IOL = 12mA
IOL = 12mA
IOL = 24mA
—
VCC = 2.7V
VCC = 3V
—
—
NOTE:
1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.
TA = – 40°C to + 85°C.
3
IDT74LVC823A
3.3VCMOS9-BITBUS-INTERFACEFLIP-FLOP
INDUSTRIALTEMPERATURERANGE
OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C
Symbol
Parameter
Test Conditions
Typical
59
Unit
CPD
PowerDissipationCapacitanceperFlip-FlopOutputsenabled
PowerDissipationCapacitanceperFlip-FlopOutputsdisabled
CL = 0pF, f = 10Mhz
pF
CPD
46
SWITCHINGCHARACTERISTICS(1)
VCC = 2.7V
VCC = 3.3V ± 0.3V
Symbol
Parameter
Min.
150
—
Max.
—
Min.
150
1.4
Max.
—
Unit
MHz
ns
fMAX
tPLH
tPHL
tPHL
PropagationDelay
CLK to xQ
8.9
8
Propagation Delay
CLR to xQ
—
—
—
8.8
8.3
7.1
2.5
1.6
1.1
7.9
7.2
6
ns
ns
ns
tPZH
tPZL
OutputEnableTime
OE to xQ
tPHZ
tPLZ
tW
OutputDisableTime
OE to xQ
Pulse Duration, CLRLOW
3.3
3.3
1
—
—
—
—
—
—
—
—
3.3
3.3
1
—
—
—
—
—
—
—
1
ns
ns
ns
ns
ns
ns
ns
ns
tW
tSU
tSU
tSU
tH
Pulse Duration, CLK HIGH or LOW
Set-upTime, CLRinactivebeforeCLK↑
Set-upTime,databeforeCLK↑
Set-up Time, CLKEN LOW before CLK↑
HoldTime, dataafterCLK↑
1.3
1.8
2
1.3
1.8
2
tH
Hold Time, CLKEN LOW after CLK↑
OutputSkew(2)
1.3
—
1.3
—
tSK(o)
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.
4
IDT74LVC823A
INDUSTRIALTEMPERATURERANGE
3.3VCMOS9-BITBUS-INTERFACEFLIP-FLOP
TESTCIRCUITSANDWAVEFORMS
VIH
VT
0V
SAME PHASE
INPUT TRANSITION
TESTCONDITIONS
Symbol VCC(1)=3.3V±0.3V VCC(1)=2.7V VCC(2)=2.5V±0.2V
Unit
V
tPHL
tPLH
VOH
VT
VOL
OUTPUT
VLOAD
VIH
6
6
2 x Vcc
Vcc
2.7
1.5
300
300
50
2.7
1.5
300
300
50
V
tPLH
tPHL
VT
Vcc / 2
150
V
VIH
VT
0V
OPPOSITE PHASE
INPUT TRANSITION
VLZ
VHZ
CL
mV
mV
pF
150
LVC Link
30
Propagation Delay
VLOAD
Open
GND
VCC
DISABLE
ENABLE
VIH
VT
0V
CONTROL
INPUT
500Ω
tPZL
tPLZ
VIN
VOUT
(1, 2)
Pulse
D.U.T.
VLOAD/2
VLOAD/2
Generator
OUTPUT
NORMALLY
LOW
SWITCH
VLOAD
VT
VOL+VLZ
VOL
500Ω
RT
tPHZ
tPZH
CL
VOH
VOH-VHZ
OUTPUT
NORMALLY
HIGH
SWITCH
GND
VT
LVC Link
0V
0V
Test Circuit for All Outputs
LVC Link
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Enable and Disable Times
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
NOTES:
1. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.
VIH
DATA
INPUT
SWITCHPOSITION
VT
0V
Test
Switch
VLOAD
GND
tSU
tH
VIH
VT
0V
VIH
VT
0V
VIH
VT
0V
TIMING
INPUT
Open Drain
Disable Low
Enable Low
tREM
ASYNCHRONOUS
CONTROL
Disable High
Enable High
SYNCHRONOUS
CONTROL
All Other Tests
Open
tSU
tH
VIH
LVC Link
VT
0V
Set-up, Hold, and Release Times
INPUT
tPLH1
tPHL1
VOH
VT
VOL
LOW-HIGH-LOW
OUTPUT 1
VT
PULSE
tSK (x)
tSK (x)
VOH
tW
VT
VOL
HIGH-LOW-HIGH
PULSE
OUTPUT 2
VT
LVC Link
tPLH2
tPHL2
Pulse Width
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
LVC Link
Output Skew - tSK(X)
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
5
IDT74LVC823A
3.3VCMOS9-BITBUS-INTERFACEFLIP-FLOP
INDUSTRIALTEMPERATURERANGE
ORDERINGINFORMATION
IDT
XX
LVC
X
XXXX
XX
Bus-Hold
Temp. Range
Device Type Package
Shrink Small Outline Package
Quarter Size Small Outline Package
Thin Shrink Small Outline Package
PY
Q
PG
823A
9-Bit Bus-Interface Flip-Flop with 3-State Outputs, ±24mA
Blank No Bus-hold
–40°C to +85°C
74
CORPORATE HEADQUARTERS
2975StenderWay
Santa Clara, CA 95054
for SALES:
for Tech Support:
logichelp@idt.com
(408) 654-6459
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com
6
相关型号:
IDT74LVC823APY
3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
IDT
IDT74LVC823AQ
3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
IDT
IDT74LVC823ASO8
Bus Driver, LVC/LCX/Z Series, 1-Func, 9-Bit, True Output, CMOS, PDSO24, 1.27 MM PITCH, SOIC-24
IDT
IDT74LVC827APG8
Bus Driver, LVC/LCX/Z Series, 1-Func, 10-Bit, True Output, CMOS, PDSO24, TSSOP-24
IDT
IDT74LVC827APY8
Bus Driver, LVC/LCX/Z Series, 1-Func, 10-Bit, True Output, CMOS, PDSO24, SSOP-24
IDT
IDT74LVC827ASO8
Bus Driver, LVC/LCX/Z Series, 1-Func, 10-Bit, True Output, CMOS, PDSO24, SOIC-24
IDT
©2020 ICPDF网 联系我们和版权申明