74LVCH162373APV [IDT]

Bus Driver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, SSOP-48;


型号：	74LVCH162373APV
厂家：	INTEGRATED DEVICE TECHNOLOGY
描述：	Bus Driver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, SSOP-48 驱动输入元件光电二极管输出元件逻辑集成电路
文件：	总6页 (文件大小：82K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

3.3V CMOS 16-BIT

IDT74LVCH162373A

TRANSPARENT D-TYPE LATCH

WITH 3-STATE OUTPUTS, 5 VOLT

TOLERANT I/O, BUS-HOLD

FEATURES:

DESCRIPTION:

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

The LVCH162373A 16-bit transparent D-type latch is built using ad-

vanceddualmetalCMOStechnology. This high-speed,low-powerlatch

is idealfortemporarystorage ofdata.The LVCH162373Acanbe usedfor

implementing memory address latches, I/O ports, and bus drivers. The

output enable and latch enable controls are organized to operate each

device as two8-bitlatches orone 16-bitlatch. Flow-throughorganization

ofsignalpins simplifies layout. Allinputs are designedwithhysteresis for

improvednoise margin.

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• CMOS power levels (0.4μ W typ. static)

• All inputs, outputs, and I/O are 5V tolerant

• Available in SSOP and TSSOP packages

All pins of the LVCH162373A can be driven from either 3.3V or 5V

devices. Thisfeatureallowstheuseofthisdeviceasatranslatorinamixed

3.3V/5Vsupplysystem.

The LVCH162373Ahas series resistors inthe device outputstructure

which will significantly reduce line noise when used with light loads. The

driver has been developed to drive ±12mA at the designated threshold

levels.

The LVCH162373A has “bus-hold” which retains the inputs’ last state

whenevertheinputgoestoahighimpedance. Thispreventsfloatinginputs

andeliminates the needforpull-up/downresistors.

DRIVE FEATURES:

• Balanced Output Drivers: ±12mA

• Low switching noise

APPLICATIONS:

• 5V and 3.3V mixed voltage systems

• Data communication and telecommunication systems

FUNCTIONALBLOCKDIAGRAM

2OE

1OE

2LE

1LE

2D1

1D1

2Q1

1Q1

TO SEVEN OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

February 20, 2009

2006 Integrated Device Technology, Inc.

DSC-4888/4

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

ABSOLUTEMAXIMUMRATINGS⁽¹⁾

PINCONFIGURATION

Symbol

VTERM

TSTG

Description

Terminal Voltage with Respect to GND

Storage Temperature

Max

Unit

–0.5 to +6.5

–65 to +150

–50 to +50

–50

° C

1LE

1D1

1D2

1OE

1Q1

1Q2

IOUT

DC Output Current

IIK

IOK

Continuous Clamp Current,

VI < 0 or VO < 0

ICC

ISS

Continuous Current through each

VCC or GND

±100

GND

NOTE:

1D3

1D4

1Q3

1Q4

VCC

1Q5

1Q6

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

VCC

1D5

1D6

GND

1D7

1D8

2D1

2D2

GND

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Parameter⁽¹⁾

Conditions

VIN = 0V

VOUT = 0V

VIN = 0V

Typ.

Max. Unit

1Q7

1Q8

Symbol

CIN

Input Capacitance

Output Capacitance

I/O Port Capacitance

4.5

COUT

CI/O

6.5

2Q1

6.5

2Q2

NOTE:

1. As applicable to the device type.

GND

2D3

2D4

VCC

2D5

2D6

GND

2D7

2D8

2LE

2Q3

2Q4

VCC

2Q5

2Q6

GND

2Q7

2Q8

2OE

PINDESCRIPTION

Pin Names

Description

xDx

xLE

xQx

xOE

Data Inputs⁽¹⁾

Latch Enable Inputs (Active HIGH)

3-State Outputs

Output Enable Inputs (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

(1)

FUNCTION TABLE (EACH 8-BIT SECTION)

Inputs

Outputs

xOE

xLE

xDx

xQx

SSOP/ TSSOP

TOP VIEW

(2)

NOTES:

1. H = HIGH Voltage Level

X = Don’t Care

L = LOW Voltage Level

Z = High-Impedance

2. Output level before the indicated steady-state input conditions were established.

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE

FollowingConditionsApplyUnlessOtherwiseSpecified:

OperatingCondition:TA = –40°C to +85°C

Symbol

Parameter

Test Conditions

Min.

1.7

Typ.⁽¹⁾

—

Max.

—

Unit

VIH

Input HIGH Voltage Level

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

VIL

Input LOW Voltage Level

Input Leakage Current

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

0.7

0.8

IIH

IIL

VCC = 3.6V

VI = 0 to 5.5V

—

µA

µ A

IOZH

IOZL

High Impedance Output Current

(3-State Output pins)

VCC = 3.6V

VO = 0 to 5.5V

—

IOFF

VIK

Input/Output Power Off Leakage

Clamp Diode Voltage

VCC = 0V, VIN or VO ≤ 5.5V

—

µ A

VCC = 2.3V, IIN = –18mA

–0.7

–1.2

Input Hysteresis

VCC = 3.3V

VCC = 3.6V

—

100

—

µA

ICCL

ICCH

ICCZ

Quiescent Power Supply Current

VIN = GND or VCC

(2)

3.6 ≤ VIN ≤ 5.5V

—

ΔICC

Quiescent Power Supply Current

Variation

One input at VCC - 0.6V, other inputs at VCC or GND

500

µ A

NOTES:

1. Typical values are at VCC = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLDCHARACTERISTICS

Symbol

IBHH

Parameter⁽¹⁾

Test Conditions

VI = 2V

Min.

–75

Typ.⁽²⁾

—

Max.

—

Unit

Bus-HoldInputSustainCurrent

VCC = 3V

µ A

IBHL

VI = 0.8V

—

IBHH

Bus-HoldInputSustainCurrent

Bus-HoldInputOverdrive Current

VCC = 2.3V

VCC = 3.6V

VI = 1.7V

—

µ A

IBHL

VI = 0.7V

—

IBHHO

VI = 0 to 3.6V

—

±500

IBHLO

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

OUTPUTDRIVECHARACTERISTICS

Symbol

Parameter

TestConditions⁽¹⁾

Min.

VCC – 0.2

1.9

1.7

2.2

Max.

—

Unit

VOH

OutputHIGHVoltage

VCC = 2.3V to 3.6V

IOH = – 0.1mA

IOH = – 4mA

IOH = – 6mA

IOH = – 4mA

IOH = – 8mA

IOH = – 6mA

IOH = – 12mA

IOL = 0.1mA

IOL = 4mA

VCC = 2.3V

VCC = 2.7V

VCC = 3V

—

2.4

—

VOL

OutputLOWVoltage

VCC = 2.3V to 3.6V

VCC = 2.3V

—

0.2

0.4

0.55

0.4

0.6

0.55

0.8

—

IOL = 6mA

—

VCC = 2.7V

VCC = 3V

IOL = 4mA

—

IOL = 8mA

—

IOL = 6mA

—

IOL = 12mA

—

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.

TA = – 40°C to + 85°C.

OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C

Symbol

Parameter

Test Conditions

Typical

—

Unit

CPD

PowerDissipationCapacitanceperLatchOutputsenabled

PowerDissipationCapacitanceperLatchOutputsdisabled

CL = 0pF, f = 10Mhz

CPD

SWITCHINGCHARACTERISTICS⁽¹⁾

VCC = 2.7V

VCC = 3.3V ± 0.3V

Symbol

tPLH

tPHL

tPLH

tPHL

tPZH

tPZL

tPHZ

tPLZ

tSU

Parameter

Min.

Max.

Min.

Max.

Unit

PropagationDelay

—

1.6

5.3

xDx to xQx

PropagationDelay

—

6.4

7.1

7.7

2.1

1.3

2.5

5.7

6.1

7.3

xLE to xQx

OutputEnableTime

xOE to xQx

OutputDisableTime

xOE to xQx

Set-up Time HIGH or LOW, xDx to xLE

Hold Time HIGH or LOW, xDx after xLE

xLE Pulse Width HIGH

2.3

1.6

3.3

—

2.3

1.6

3.3

—

(2)

tSK(o)

OutputSkew

—

500

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

TESTCIRCUITSANDWAVEFORMS

TESTCONDITIONS

VIH

SAME PHASE

INPUT TRANSITION

Symbol VCC⁽¹⁾=3.3V±0.3V VCC⁽¹⁾=2.7V VCC⁽²⁾=2.5V±0.2V Unit

tPHL

tPLH

VLOAD

VIH

2 x Vcc

Vcc

VOH

VOL

OUTPUT

2.7

1.5

300

2.7

1.5

300

Vcc / 2

150

VIH

VLZ

VHZ

OPPOSITE PHASE

INPUT TRANSITION

150

LVC Link

Propagation Delay

DISABLE

ENABLE

VLOAD

Open

GND

VIH

VCC

CONTROL

INPUT

tPZL

tPLZ

500Ω

VIN

VLOAD/2

VOUT

VLOAD/2

V^LZ

VOL

OUTPUT

NORMALLY

LOW

(1, 2)

Pulse

SWITCH

CLOSED

D.U.T.

Generator

tPHZ

tPZH

SWITCH

OPEN

500Ω

VOH

VHZ

OUTPUT

NORMALLY

HIGH

LVC Link

Test Circuit for All Outputs

LVC Link

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.

VIH

DATA

INPUT

t^SU

SWITCHPOSITION

VIH

TIMING

INPUT

Test

Switch

V^LOAD

GND

Open

Open Drain

Disable Low

Enable Low

tREM

VIH

ASYNCHRONOUS

CONTROL

VIH

Disable High

Enable High

SYNCHRONOUS

CONTROL

tSU

All Other Tests

LVC Link

VIH

Set-up, Hold, and Release Times

LOW-HIGH-LOW

INPUT

tPLH1

t^PHL1

PULSE

V^OH

OUTPUT 1

VOL

tSK (x)

HIGH-LOW-HIGH

PULSE

tSK (x)

VOH

LVC Link

VOL

OUTPUT 2

tPLH2

tPHL2

Pulse Width

tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1

LVC Link

Output Skew - tSK(X)

NOTES:

1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.

IDT74LVCH162373A

3.3VCMOS16-BITTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

ORDERINGINFORMATION

XXXX

LVC

Bus-Hold

Device Type Package

Family

Temp. Range

Shrink Small Outline Package

SSOP - Green

Thin Shrink Small Outline Package

TSSOP - Green

PVG

PAG

16-Bit Transparent D-Type Latch with 5 Volt Tolerant I/O

Double-Density with Resistors, 12mA

Bus-hold

373A

162

-40°C to +85°C

CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road

San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200

fax: 408-284-2775

for Tech Support:

logichelp@idt.com

www.idt.com

74LVCH162373APV [IDT]

相关型号：

74LVCH162374A

74LVCH162374ADGG

74LVCH162374ADGG

74LVCH162374ADGG,1

74LVCH162374ADGG,5

74LVCH162374ADGG:1

74LVCH162374ADGG:5

74LVCH162374ADL

74LVCH162374ADL,11

74LVCH162374ADL:11

74LVCH162374APA8

74LVCH162374APAG