ICS844003AI01 [ICSI]
FEMTOCLOCKS? CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER; FEMTOCLOCKS ™ CRYSTAL - TO- LVDS频率合成器
| 型号： | ICS844003AI01 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | FEMTOCLOCKS? CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER |
| 文件： | 总12页 (文件大小：192K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION
FEATURES
The ICS844003I-01 is a 3 differential output LVDS
• Three LVDS outputs on two banks, A Bank with one LVDS
pair and B Bank with 2 LVDS output pairs
ICS
Synthesizer designed to generate Ethernet refer-
ence clock frequencies and is a member of the
HiPerClocks™family of high performance clock
solutions from ICS. Using a 19.53125MHz or
HiPerClockS™
• Using a 19.53125MHz or 25MHz crystal, the two output
banks can be independently set for 625MHz, 312.5MHz,
156.25MHz or 125MHz
25MHz, 18pF parallel resonant crystal, the following frequen-
cies can be generated based on the settings of 4 frequency
select pins (DIV_SEL[A1:A0], DIV_SEL[B1:B0]): 625MHz,
312.5MHz, 156.25MHz, and 125MHz. The 844003I-01 has 2
output banks, Bank A with 1 differential LVDS output pair and
Bank B with 2 differential LVDS output pairs.
• Selectable crystal oscillator interface or LVCMOS/LVTTL
single-ended input
• VCO range: 490MHz to 680MHz
• RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz):
0.56ps (typical)
The two banks have their own dedicated frequency select • 3.3V output supply mode
pins and can be independently set for the frequencies men-
• -40°C to 85°C ambient operating temperature
tioned above. The ICS844003I-01 uses ICS’ 3rd generation
low phase noise VCO technology and can achieve 1ps or
lower typical rms phase jitter, easily meeting Ethernet jitter
requirements. The ICS844003I-01 is packaged in a small
24-pin TSSOP package.
PIN ASSIGNMENT
1
2
3
DIV_SELB0
VCO_SEL
MR
24
23
22
DIV_SELB1
VDDO_B
QB0
4
5
6
7
VDDO_A
nQB0
21
20
19
18
17
16
15
14
13
QA0
nQA0
CLK_ENB
CLK_ENA
FB_DIV
QB1
nQB1
XTAL_SEL
TEST_CLK
XTAL_IN
XTAL_OUT
GND
8
9
10
11
12
VDDA
VDD
DIV_SELA1
DIV_SELA0
ICS844003I-01
24-LeadTSSOP
BLOCK DIAGRAM
4.40mm x 7.8mm x 0.92mm
Pullup
CLK_ENA
package body
G Package
TopView
Pullup
DIV_SELA[1:0]
Pullup
VCO_SEL
QA0
0 0 ÷1
nQA0
Pulldown
0 1 ÷2
TEST_CLK
XTAL_IN
0
1
0
1
1 0 ÷3
1 1 ÷4 (default)
Phase
Detector
VCO
OSC
XTAL_OUT
XTAL_SEL
QB0
Pullup
FB_DIV
0 0 ÷2
nQB0
0 1 ÷4
0 = ÷25 (default)
1 = ÷32
1 0 ÷5
QB1
1 1 ÷8 (default)
Pulldown
Pullup
FB_DIV
DIV_SELB[1:0]
MR
nQB1
Pulldown
Pullup
CLK_ENB
The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
1
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TABLE 1. PIN DESCRIPTIONS
Number
Name
DIV_SELB0,
DIV_SELB1
Type
Pullup
Description
Division select pin for Bank B. Default = HIGH.
LVCMOS/LVTTL interface levels. See Table 3C.
VCO select pin. When Low, the PLL is bypassed and the crystal reference
or TEST_CLK (depending on XTAL_SEL setting) are passed directly to the
output dividers. Has an internal pullup resistor so the PLL is not bypassed
by default. LVCMOS/LVTTL interface levels.
Active HIGH Master Reset. When logic HIGH, the internal dividers are
reset causing the true outputs Qx to go low and the inverted outputs nQx
1,
24
Input
Input
2
3
VCO_SEL
Pullup
MR
Input
Pulldown to go high. When logic LOW, the internal dividers and the outputs are
enabled. Has an internal pulldown resistor so the power-up default state
of outputs and dividers are enabled. LVCMOS/LVTTL interface levels.
4
VDDO_A
Power
Ouput
Output supply pin for Bank A outputs.
5, 6
QA0, nQA0
Differential output pair. LVDS interface levels.
Synchronizing clock enable for Bank B outputs. Active High output enable.
When logic HIGH, the output pair in Bank B is enabled. When logic LOW,
7
CLK_ENB
Input
Pullup
Pullup
the QB outputs are LOW and nQB outputs are HIGH. Has an internal
pullup resistor so the default power-up state of output is enabled.
LVCMOS/LVTTL interface levels. See Figure 1.
Synchronizing clock enable for Bank A outputs. Active High output enable.
When logic HIGH, the output pair in Bank A is enabled. When logic LOW,
the QA output is LOW and nQA output is HIGH. Has an internal pullup
resistor so the default power-up state of output is enabled.
LVCMOS/LVTTL interface levels. See Figure 1.
8
9
CLK_ENA
FB_DIV
Input
Input
Feedback divide select. When Low (default), the feedback divider is set
Pulldown for ÷25. When HIGH, the feedback divider is set for ÷32.
LVCMOS/LVTTL interface levels. See Table 3D.
10
11
VDDA
VDD
Power
Power
Analog supply pin.
Core supply pin.
12,
13
DIV_SELA0,
DIV_SELA1
Division select pin for Bank A. Default = HIGH.
Pullup
Input
LVCMOS/LVTTL interface levels. See Table 3C.
14
GND
Power
Power supply ground.
Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is
the input. XTAL_IN is also the overdrive pin if you want to overdrive the
crystal circuit with a single-ended reference clock.
XTAL_OUT,
XTAL_IN
15, 16
Input
Input
Input
Single-ended reference clock input. Has an internal pulldown resistor to
Pulldown pull to low state by default. Can leave floating if using the crystal interface.
LVCMOS/LVTTL interface levels.
17
18
TEST_CLK
XTAL_SEL
Crystal select pin. Selects between the single-ended TEST_CLK or crystal
interface. Has an internal pullup resistor so the crystal interface is selected
by default. LVCMOS/LVTTL interface levels.
Pullup
19, 20
21, 22
23
nQB1, QB1 Output
Differential output pair. LVDS interface levels.
Differential output pair. LVDS interface levels.
Output supply pin for Bank B outputs.
nQB0, QB0
VDDO_B
Output
Power
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum Units
CIN
Input Capacitance
4
pF
kΩ
kΩ
RPULLDOWN Input Pulldown Resistor
51
51
RPULLUP
Input Pullup Resistor
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
2
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TABLE 3A. BANK A FREQUENCY TABLE
QA0/nQA0
M/N
Multiplication
Factor
Inputs
Feedback
Divider
Bank A
Output Divider
Output
Frequency
(MHz)
Crystal Frequency
FB_DIV DIV_SELA1 DIV_SELA0
(MHz)
25
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
25
25
25
25
25
25
25
32
32
32
32
32
32
32
1
2
2
3
4
4
4
1
2
2
3
4
4
4
25
12.5
12.500
8.333
6.25
6.25
6.25
32
625
312.5
250
25
20
22.5
25
187.5
156.25
150
24
20
125
19.44
19.44
15.625
18.75
19.44
18.75
15.625
622.08
311.04
250
16
16
10.667
8
200
155.52
150
8
8
125
TABLE 3B. BANK B FREQUENCY TABLE
QB0/nQB0
Output
Frequency
(MHz)
Inputs
M/N
Multiplication
Factor
Feedback
Divider
Bank B
Output Divider
Crystal Frequency
FB_DIV DIV_SELB1 DIV_SELB0
(MHz)
25
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
1
1
1
0
0
1
1
1
0
1
1
1
0
0
1
1
1
0
1
1
1
25
25
25
25
25
25
25
25
25
32
32
32
32
32
32
32
32
32
2
2
4
4
4
5
8
8
8
2
2
4
4
4
5
8
8
8
12.5
12.5
6.25
6.25
6.25
5
312.5
250
20
25
156.25
150
24
20
125
25
125
25
3.125
3.125
3.125
16
78.125
75
24
20
62.5
311.04
250
19.44
15.625
19.44
18.75
15.625
15.625
19.44
18.75
15.625
16
8
155.52
150
8
8
125
6.4
4
100
77.76
75
4
4
62.5
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
3
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TABLE 3C. OUTPUT BANK CONFIGURATION SELECT FUNCTION TABLE
Inputs
Outputs
QA, nQA
÷1
Inputs
DIV_SELB1
Outputs
QBx, nQBx
÷2
DIV_SELA1
DIV_SELA0
DIV_SELB0
0
0
1
1
0
1
0
1
0
0
1
1
0
1
0
1
÷2
÷4
÷3
÷5
÷4 (default)
÷8 (default)
TABLE 3D. FEEDBACK DIVIDER CONFIGURATION SELECT
FUNCTION TABLE
Inputs
FB_DIV
Feedback Divide
0
1
÷25
÷32
Enabled
Disabled
TEST_CLK
CLK_ENx
nQA0,
nQB0:nQB1
QA0,
QB0:QB1
FIGURE 1. CLK_EN TIMING DIAGRAM
TABLE 3E. CLK_ENA SELECT FUNCTION TABLE
TABLE 3F. CLK_ENB SELECT FUNCTION TABLE
Inputs
Outputs
Inputs
Outputs
CLK_ENA
QA0
LOW
Active
nQA0
HIGH
Active
CLK_ENB
QB0:QB1
nQB0:nQB1
HIGH
0
1
0
1
LOW
Active
Active
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
4
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
ABSOLUTE MAXIMUM RATINGS
SupplyVoltage, V
4.6V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only.Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
DD
Inputs, V
-0.5V to VDD + 0.5V
I
Outputs, IO
Continuous Current
Surge Current
10mA
15mA
PackageThermal Impedance, θ
70°C/W (0 lfpm)
-65°C to 150°C
JA
StorageTemperature, T
STG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = VDDA = VDDO_A = VDDO_B = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter Test Conditions Minimum Typical Maximum Units
VDD
Core Supply Voltage
Analog Supply Voltage
3.135
3.135
3.135
3.3
3.3
3.3
102
10
3.465
3.465
3.465
V
V
VDDA
VDDO_A, B Output Supply Voltage
V
IDD
Power Supply Current
Analog Supply Current
Output Supply Current
mA
mA
mA
IDDA
IDDO_A, B
50
TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, VDD = VDDA = VDDO_A = VDDO_B = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
VDD = 3.3V
Minimum Typical Maximum Units
VIH
VIL
Input High Voltage
Input Low Voltage
TEST_CLK, MR, FB_DIV
2
VDD + 0.3
0.8
V
V
VDD = 3.3V
-0.3
VDD = VIN = 3.465V
150
µA
DIV_SELB0, DIV_SELB1,
DIV_SELA0, DIV_SELA1,
VCO_SEL, XTAL_SEL,
CLK_ENA, CLK_ENB
Input
High Current
IIH
V
DD = VIN = 3.465V
5
µA
µA
µA
TEST_CLK, MR, FB_DIV
VDD = 3.465V, VIN = 0V
-5
DIV_SELB0, DIV_SELB1,
DIV_SELA0, DIV_SELA1,
VCO_SEL, XTAL_SEL,
CLK_ENA, CLK_ENB
Input
Low Current
IIL
V
DD = 3.465V, VIN = 0V
-150
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
5
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TABLE 4C. LVDS DC CHARACTERISTICS, VDD = VDDA = VDDO_A = VDDO_B = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
Typical
350
0
Maximum Units
VOD
Differential Output Voltage
mV
Δ VOD
VOS
VOD Magnitude Change
Offset Voltage
50
50
mV
V
1.35
0
Δ VOS
VOS Magnitude Change
mV
TABLE 5. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Minimum Typical Maximum Units
Mode of Oscillation
Fundamental
FB_DIV = ÷25
Frequency
19.6
27.2
21.25
50
MHz
MHz
Ω
FB_DIV = ÷32
15.313
Equivalent Series Resistance (ESR)
Shunt Capacitance
7
pF
Drive Level
1
mW
NOTE: Characterized using an 18pF parallel resonant crystal.
TABLE 6. AC CHARACTERISTICS, VDD = VDDA = VDDO_A = VDDO_B = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Output Divider = ÷1
Output Divider = ÷2
Output Divider = ÷3
Output Divider = ÷4
Output Divider = ÷5
Output Divider = ÷8
Minimum Typical Maximum Units
490
245
680
340
MHz
MHz
MHz
MHz
MHz
MHz
ps
163.33
122.5
98
226.67
170
fOUT
Output Frequency Range
136
61.25
85
tsk(b)
tsk(o)
Bank Skew, NOTE 1
8
Outputs @ Same Frequency
Outputs @ Different Frequencies
625MHz (1.875MHz - 20MHz)
312.5MHz (1.875MHz - 20MHz)
156.25MHz (1.875MHz - 20MHz)
125MHz (1.875MHz - 20MHz)
20ꢀ to 80ꢀ
11
ps
Output Skew; NOTE 2, 4
109
0.53
0.53
0.56
0.58
325
50
ps
ps
ps
RMS Phase Jitter (Random);
NOTE 3
tjit(Ø)
ps
ps
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
ps
ꢀ
NOTE 1: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: Please refer to the Phase Noise Plots.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
6
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TYPICAL PHASE NOISE AT 156.25MHZ
0
-10
-20
-30
10Gb Ethernet Filter
-40
-50
-60
156.25MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.56ps (typical)
-70
-80
Raw Phase Noise Data
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
Phase Noise Result by adding
10Gb Ethernet Filter to raw data
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
7
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
VDD
Phase Noise Plot
SCOPE
Qx
Power Supply
Float GND
Phase Noise Mask
LVDS
+
-
nQx
Offset Frequency
f1
f2
RMS Jitter = Area Under the Masked Phase Noise Plot
LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
nQA0,
nQB0, nQB1
nQx
Qx
QA0,
QB0, QB1
tPW
tPERIOD
nQy
tPW
Qy
odc =
x 100ꢀ
tsk(o)
tPERIOD
OUTPUT SKEW
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
nQB0
QB0
80ꢀ
80ꢀ
tR
VSWING
20ꢀ
Clock
Outputs
20ꢀ
nQB1
tF
QB1
tsk(b)
OUTPUT RISE/FALL TIME
BANK SKEW
VDD
VDD
out
➤
out
➤
DC Input
LVDS
LVDS
DC Input
100
V
OD/Δ VOD
➤
out
out
VOS/Δ VOS
➤
DIFFERENTIAL OUTPUT VOLTAGE SETUP
OFFSET VOLTAGE SETUP
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
8
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise.The ICS844003I-01 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. VDD, VDDA, and VDDOx
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 2 illustrates how
a 10Ω resistor along with a 10μF and a .01μF bypass
capacitor should be connected to each VDDA pin.
3.3V
VDD
.01μF
.01μF
10Ω
VDDA
10μF
FIGURE 2. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS844003I-01 has been characterized with 18pF parallel
resonant crystals.The capacitor values shown in Figure 3 below
were determined using a 19.53125MHz or 25MHz 18pF parallel
resonant crystal and were chosen to minimize the ppm error.
XTAL_OUT
C1
22p
X1
18pF Parallel Crystal
XTAL_IN
C2
22p
ICS844003I-01
Figure 3. CRYSTAL INPUt INTERFACE
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
9
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
3.3V LVDS DRIVER TERMINATION
A general LVDS interface is shown in Figure 4. In a 100Ω
differential transmission line environment, LVDS drivers
require a matched load termination of 100Ω across near
the receiver input. For a multiple LVDS outputs buffer, if only
partial outputs are used, it is recommended to terminate the
unused outputs.
3.3V
3.3V
LVDS
+
R1
100
-
100 Ohm Differential Transmission Line
FIGURE 4. TYPICAL LVDS DRIVER TERMINATION
RELIABILITY INFORMATION
TABLE 7. θJAVS. AIR FLOW TABLE FOR 24 LEAD TSSOP
θJA byVelocity (Meters per Second)
0
1
2.5
Multi-Layer PCB, JEDEC Standard Test Boards
70°C/W
65°C/W
62°C/W
TRANSISTOR COUNT
The transistor count for ICS844003I-01 is: 3537
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
10
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP
TABLE 8. PACKAGE DIMENSIONS
Millimeters
SYMBOL
Minimum
Maximum
N
A
24
--
1.20
0.15
1.05
0.30
0.20
7.90
A1
A2
b
0.05
0.80
0.19
0.09
7.70
c
D
E
6.40 BASIC
0.65 BASIC
E1
e
4.30
4.50
L
0.45
0°
0.75
8°
α
aaa
--
0.10
Reference Document: JEDEC Publication 95, MO-153
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
11
PRELIMINARY
ICS844003I-01
Integrated
Circuit
Systems, Inc.
FEMTOCLOCKS™ C RYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
TABLE 9. ORDERING INFORMATION
Part/Order Number
ICS844003AGI-01
ICS844003AGI-01T
Marking
Package
24 Lead TSSOP
24 Lead
Shipping Packaging
tube
Temperature
-40°C to 85°C
-40°C to 85°C
ICS844003AI01
ICS844003AI01
2500 tape & reel
The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or
for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended
without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in
life support devices or critical medical instruments.
844003AGI-01
www.icst.com/products/hiperclocks.html
REV. A MAY 31, 2005
12
相关型号：
ICS844003BG-01LF
Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24
IDT
ICS844003BGI-01LF
Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92MM HEIGHT, ROHS COMPLIANT, TSSOP-24
IDT
ICS844003BGI-01LFT
Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92MM HEIGHT, ROHS COMPLIANT, TSSOP-24
IDT
ICS844004AG
Clock Generator, 226.66MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, MO-153, TSSOP-24
IDT
ICS844004AGI-01LF
Clock Generator, 156.5MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, MO-153, TSSOP-24
IDT
©2020 ICPDF网 联系我们和版权申明