ICS8432BY-51 [ICSI]
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER; 700MHZ ，水晶- TO- 3.3V的差分LVPECL频率合成器
| 型号： | ICS8432BY-51 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | 700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| 文件： | 总17页 (文件大小：159K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
GENERAL DESCRIPTION
FEATURES
The ICS8432-51 is a general purpose, dual output • Dual differential 3.3V LVPECL outputs
ICS
Crystal-to-3.3V Differential LVPECL High Fre-
quency Synthesizer and a member of the
HiPerClockS™ family of High Performance Clock
Solutions from ICS.The ICS8432-51 has a select-
• Selectable crystal oscillator interface or
LVCMOS/LVTTLTEST_CLK
HiPerClockS™
• Output frequency range: 31.25MHz to 700MHz
• Crystal input frequency range: 12MHz to 25MHz
• VCO range: 250MHz to 700MHz
able TEST_CLK or crystal input. The VCO operates at a
frequency range of 250MHz to 700MHz. The VCO frequency
is programmed in steps equal to the value of the input reference
or crystal frequency. The VCO and output frequency
can be programmed using the serial or parallel interface to
the configuration logic. The low phase noise characteristics
of the ICS8432-51 make it an ideal clock source for Gigabit
Ethernet, Fibre Channel 1 and 2, and Infiniband applications.
• Parallel or serial interface for programming counter
and output dividers
• RMS period jitter: 3.5ps (maximum)
• Cycle-to-cycle jitter: 25ps (maximum)
• 3.3V supply voltage
• 0°C to 70°C ambient operating temperature
• Replaces the ICS8432-01
• Lead-Free package fully RoHS compliant
BLOCK DIAGRAM
PIN ASSIGNMENT
VCO_SEL
XTAL_SEL
TEST_CLK
0
32 31 30 29 28 27 26 25
XTAL1
M5
M6
M7
M8
N0
N1
nc
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
1
XTAL2
OSC
TEST_CLK
XTAL_SEL
VCCA
XTAL2
ICS8432-51
S_LOAD
S_DATA
S_CLOCK
MR
PLL
PHASE DETECTOR
÷1
MR
VEE
0
VCO
÷2
FOUT0
nFOUT0
FOUT1
nFOUT1
9
10 11 12 13 14 15 16
÷4
÷8
÷ M
1
S_LOAD
S_DATA
S_CLOCK
nP_LOAD
CONFIGURATION
INTERFACE
LOGIC
TEST
32-Lead LQFP
7mm x 7mm x 1.4mm package body
M0:M8
N0:N1
Y Package
TopView
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
1
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
FUNCTIONAL DESCRIPTION
NOTE:The functional description that follows describes opera- M divider and N output divider to a specific default state that will
tion using a 25MHz crystal. Valid PLL loop divider values for automatically occur during power-up.The TEST output is LOW
different crystal or input frequencies are defined in the Input when operating in the parallel input mode.The relationship be-
Frequency Characteristics, Table 5, NOTE 1.
tween the VCO frequency, the crystal frequency and the
M divider is defined as follows: fVCO = fxtal x M
The ICS8432-51 features a fully integrated PLL and therefore
requires no external components for setting the loop bandwidth. The M value and the required values of M0 through M8 are shown
A fundamental crystal is used as the input to the on-chip oscilla- in Table 3B, Programmable VCO Frequency Function Table.
tor. The output of the oscillator is fed into the phase detector. Valid M values for which the PLL will achieve lock for a 25MHz
A 25MHz crystal provides a 25MHz phase detector reference reference are defined as 10 ≤ M ≤ 28.The frequency out is de-
frequency.TheVCO of the PLL operates over a range of 250MHz fined as follows: FOUT = fVCO = fxtal x M
N
N
to 700MHz. The output of the M divider is also applied to the
phase detector.
Serial operation occurs when nP_LOAD is HIGH and S_LOAD is
LOW. The shift register is loaded by sampling the S_DATA bits
The phase detector and the M divider force the VCO output fre- with the rising edge of S_CLOCK. The contents of the shift reg-
quency to be M times the reference frequency by adjusting the ister are loaded into the M divider and N output divider when
VCO control voltage. Note that for some values of M (either too S_LOAD transitions from LOW-to-HIGH.The M divide and N out-
high or too low), the PLL will not achieve lock. The output of the put divide values are latched on the HIGH-to-LOW transition of
VCO is scaled by a divider prior to being sent to each of the LVPECL S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is
output buffers.The divider provides a 50% output duty cycle.
passed directly to the M divider and N output divider on each ris-
ing edge of S_CLOCK.The serial mode can be used to program
The programmable features of the ICS8432-51 support two in- the M and N bits and test bits T1 andT0.The internal registersT0
put modes to program the M divider and N output divider. The andT1 determine the state of theTEST output as follows:
two input operational modes are parallel and serial. Figure 1
shows the timing diagram for each mode. In parallel mode, the
T1 T0
TEST Output
LOW
nP_LOAD input is initially LOW.The data on inputs M0 through
M8 and N0 and N1 is passed directly to the M divider and
N output divider.On the LOW-to-HIGH transition of the nP_LOAD
input, the data is latched and the M divider remains loaded until
the next LOW transition on nP_LOAD or until a serial event oc-
curs. As a result, the M and N bits can be hardwired to set the
0
0
1
1
0
1
0
1
S_Data, Shift Register Input
Output of M divider
CMOS Fout
SERIAL
L
OADING
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
T 1
T0
*
NULL N1
N0
M8
M7
M6
M5
M4 M3
M2
M1
M0
t
t
H
S
t
S
PARALLEL LOADING
M, N
M0:M8, N0:N1
nP_LOAD
t
t
H
Time
S
FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS
*NOTE: The NULL timing slot must be observed.
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
2
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Pullup
Description
1
M5
Input
Input
M divider inputs. Data latched on LOW-to-HIGH transition
of nP_LOAD input. LVCMOS / LVTTL interface levels.
2, 3, 4,
28, 29,
30, 31, 32
M6, M7, M8,
M0, M1,
M2, M3, M4
Pulldown
Pulldown
Determines output divider value as defined in Table 3C,
Function Table. LVCMOS / LVTTL interface levels.
5, 6
N0, N1
Input
7
nc
Unused
Power
No connect.
8, 16
VEE
Negative supply pins.
Test output which is ACTIVE in the serial mode of operation. Output
driven LOW in parallel mode. LVCMOS / LVTTL interface levels.
9
TEST
Output
10
VCC
Power
Output
Power
Output
Core supply pin.
11, 12
13
FOUT1, nFOUT1
VCCO
Differential output for the synthesizer. 3.3V LVPECL interface levels.
Output supply pin.
14, 15
FOUT0, nFOUT0
Differential output for the synthesizer. 3.3V LVPECL interface levels.
Active High Master Reset. When logic HIGH, the internal dividers
are reset causing the true outputs FOUTx to go low and the
17
MR
Input
Pulldown inverted outputs nFOUTx to go high. When logic LOW, the internal
dividers and the outputs are enabled. Assertion of MR does not
effect loaded M, N, and T values. LVCMOS / LVTTL interface levels.
Clocks in serial data present at S_DATA input into the shift register
on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
Shift register serial input. Data sampled on the rising edge of
S_CLOCK. LVCMOS / LVTTL interface levels.
18
19
S_CLOCK
S_DATA
Input
Input
Pulldown
Pulldown
Controls transition of data from shift register into the dividers.
LVCMOS / LVTTL interface levels.
20
21
S_LOAD
VCCA
Input
Pulldown
Power
Analog supply pin.
Selects between crystal or test inputs as the PLL reference source.
22
XTAL_SEL
Input
Pullup
Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW.
LVCMOS / LVTTL interface levels.
23
TEST_CLK
Input
Input
Pulldown Test clock input. LVCMOS / LVTTL interface levels.
Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
24, 25
XTAL2, XTAL1
Parallel load input. Determines when data present at M8:M0 is
Pulldown loaded into M divider, and when data present at N1:N0 sets the
N output divider value. LVCMOS / LVTTL interface levels.
26
nP_LOAD
Input
Determines whether synthesizer is in PLL or bypass mode.
LVCMOS / LVTTL interface levels.
27
VCO_SEL
Input
Pullup
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
CIN
Input Capacitance
Input Pullup Resistor
4
pF
kΩ
kΩ
RPULLUP
51
51
RPULLDOWN Input Pulldown Resistor
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
3
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE
Inputs
Conditions
MR nP_LOAD
M
N
S_LOAD S_CLOCK S_DATA
H
X
X
X
X
X
X
Reset. Forces outputs LOW.
Data on M and N inputs passed directly to the M
divider and N output divider. TEST output forced LOW.
L
L
Data Data
Data Data
X
X
X
Data is latched into input registers and remains loaded
until next LOW transition or until a serial event occurs.
Serial input mode. Shift register is loaded with data on
S_DATA on each rising edge of S_CLOCK.
Contents of the shift register are passed to the
M divider and N output divider.
L
L
L
↑
L
L
↑
X
↑
L
X
H
H
X
X
X
X
Data
Data
L
L
L
H
H
H
X
X
X
X
X
X
↓
L
L
X
↑
Data
X
M divider and N output divider values are latched.
Parallel or serial input do not affect shift registers.
S_DATA passed directly to M divider as it is clocked.
H
Data
NOTE: L = LOW
H = HIGH
X = Don't care
↑ = Rising edge transition
↓= Falling edge transition
TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE
256
M8
0
128
M7
0
64
M6
0
32
M5
0
16
M4
0
8
M3
1
4
M2
0
2
M1
1
1
M0
0
VCO Frequency
(MHz)
M Divide
250
275
•
10
11
•
0
0
0
0
0
1
0
1
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
650
675
700
26
27
28
0
0
0
0
1
1
0
1
0
0
0
0
0
1
1
0
1
1
0
0
0
0
1
1
1
0
0
NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST_CLK input frequency
of 25MHz.
TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE
Inputs
Output Frequency (MHz)
N Divider Value
N1
0
N0
0
Minimum
Maximum
700
1
2
4
8
250
125
0
1
350
1
0
62.5
31.25
175
1
1
87.5
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
4
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
ABSOLUTE MAXIMUM RATINGS
SupplyVoltage, V
4.6V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only.Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
CC
Inputs, V
-0.5V to VCC + 0.5 V
I
Outputs, IO
Continuous Current
Surge Current
50mA
100mA
PackageThermal Impedance, θ
47.9°C/W (0 lfpm)
-65°C to 150°C
JA
StorageTemperature, T
STG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V 5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum
3.135
Typical
3.3
Maximum Units
VCC
VCCA
VCCO
IEE
Core Supply Voltage
3.465
3.465
3.465
135
V
V
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
3.135
3.3
3.135
3.3
V
mA
mA
ICCA
15
TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V 5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
VCO_SEL, XTAL_SEL, MR,
S_LOAD, nP_LOAD, N0:N1,
S_DATA, S_CLOCK, M0:M8
2
VCC + 0.3
VCC + 0.3
0.8
V
V
Input
VIH
High Voltage
TEST_CLK
2
VCO_SEL, XTAL_SEL, MR,
S_LOAD, nP_LOAD, N0:N1,
S_DATA, S_CLOCK, M0:M8
-0.3
-0.3
V
Input
VIL
Low Voltage
TEST_CLK
1.3
V
M0-M4, M6-M8, N0, N1, MR,
S_CLOCK, TEST_CLK,
S_DATA, S_LOAD, nP_LOAD
V
CC = VIN = 3.465V
150
µA
Input
IIH
High Current
M5, XTAL_SEL, VCO_SEL
VCC = VIN = 3.465V
5
µA
µA
M0-M4, M6-M8, N0, N1, MR,
S_CLOCK, TEST_CLK,
S_DATA, S_LOAD, nP_LOAD
VCC = 3.465V,
VIN = 0V
-5
Input
IIL
Low Current
VCC = 3.465V,
M5, XTAL_SEL, VCO_SEL
TEST; NOTE 1
-150
2.6
µA
V
V
IN = 0V
Output
VOH
High Voltage
Output
VOL
TEST; NOTE 1
0.5
V
Low Voltage
NOTE 1:Outputs terminated with 50Ω toVCCO/2.
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
5
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
TABLE 4C. LVPECL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V 5%, TA = 0°C TO 70°C
Symbol Parameter Test Conditions Minimum Typical Maximum Units
VOH
Output High Voltage; NOTE 1
VCCO - 1.4
VCCO - 2.0
0.6
VCCO - 1.0
VCCO - 1.7
1.0
V
V
V
VOL
Output Low Voltage; NOTE 1
VSWING
Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50 Ω to VCCO - 2V. See "Parameter Measurement Information" section,
figure "3.3V Output Load Test Circuit".
TABLE 5. INPUT FREQUENCY CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V 5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
TEST_CLK; NOTE 1
12
12
25
25
50
MHz
MHz
MHz
fIN
Input Frequency XTAL1, XTAL2; NOTE 1
S_CLOCK
NOTE 1: For the input crystal and TEST_CLK frequency range, the M value must be set for the VCO to operate within the
250MHz to 700MHz range. Using the minimum input frequency of 12MHz, valid values of M are 21 ≤ M ≤ 58. Using the
maximum frequency of 25MHz, valid values of M are 10 ≤ M ≤ 28.
TABLE 6. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Minimum Typical Maximum
Units
Mode of Oscillation
Frequency
Fundamental
12
25
70
7
MHz
Ω
Equivalent Series Resistance (ESR)
Shunt Capacitance
pF
TABLE 7. AC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V 5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum
Typical
Maximum
Units
MHz
ps
FOUT
Output Frequency
31.25
700
25
tjit(cc)
tjit(per)
tsk(o)
tR / tF
Cycle-to-Cycle Jitter; NOTE 1, 3
Period Jitter, RMS; NOTE 1
Output Skew; NOTE 2, 3
Output Rise/Fall Time
fVCO > 350MHz
3.5
15
ps
ps
20% to 80%
200
700
ps
M, N to nP_LOAD
5
ns
tS
Setup Time S_DATA to S_CLOCK
S_CLOCK to S_LOAD
5
ns
5
ns
M, N to nP_LOAD
5
ns
tH
Hold Time
S_DATA to S_CLOCK
S_CLOCK to S_LOAD
5
ns
5
48
ns
odc
tPW
Output Duty Cycle
Output Pulse Width
PLL Lock Time
N > 1
N = 1
52
%
tPERIOD/2 - 150
tPERIOD/2 + 150
1
ps
tLOCK
ms
See Parameter Measurement Information section.
NOTE 1: Jitter performance using XTAL inputs.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
6
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
PARAMETER MEASUREMENT INFORMATION
2V
SCOPE
nFOUTx
FOUTx
V ,
Qx
VCCCCA,VCCO
LVPECL
nFOUTy
FOUTy
nQx
VEE
tsk(o)
-1.3V 0.165V
3.3V OUTPUT LOAD AC TEST CIRCUIT
OUTPUT SKEW
VOH
nFOUTx
FOUTx
VREF
➤
➤
tcycle n+1
tcycle n
➤
➤
VOL
1σ contains 68.26% of all measurements
2σ contains 95.4% of all measurements
3σ contains 99.73% of all measurements
4σ contains 99.99366% of all measurements
6σ contains (100-1.973x10-7)% of all measurements
tjit(cc) = tcycle n –tcycle n+1
1000 Cycles
Histogram
Reference Point
(Trigger Edge)
Mean Period
(First edge after trigger)
PERIOD JITTER
CYCLE-TO-CYCLE JITTER
nFOUTx
80%
tF
80%
FOUTx
VSWING
20%
Pulse Width
tPERIOD
Clock
20%
Outputs
tR
tPW
odc =
tPERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
7
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
APPLICATION INFORMATION
STORAGE AREA NETWORKS
A variety of technologies are used for interconnection of the frequencies used as well as the settings for the ICS8432-51
elements within a SAN. The tables below lists the common to generate the appropriate frequency.
Table 8. Common SANs Application Frequencies
Reference Frequency to SERDES
(MHz)
Crystal Frequency
(MHz)
Interconnect Technology
Gigabit Ethernet
Fibre Channel
Clock Rate
1.25 GHz
125, 250, 156.25
106.25, 53.125, 132.8125
125, 250
25, 19.53125
16.6015625, 25
25
FC1 1.0625 GHz
FC2 2.1250 GHz
Infiniband
2.5 GHz
Table 9. Configuration Details for SANs Applications
ICS8432-51
ICS8432-51
Interconnect
Technology
Crystal Frequency
(MHz)
Output Frequency
to SERDES
(MHz)
M & N Settings
M8 M7 M6 M5 M4 M3 M2 M1 M0 N1 N0
25
125
250
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
1
1
1
0
1
1
0
1
1
0
0
1
0
0
0
0
0
0
1
1
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
0
0
1
0
1
1
1
1
1
1
0
0
1
0
0
1
0
0
0
1
25
Gigabit Ethernet
25
156.25
156.25
53.125
106.25
132.8125
125
19.53125
25
Fiber Channel 1
Fiber Channel 2
Infiniband
25
16.6015625
25
25
250
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS8432-51 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL.VCC, VCCA, and VCCO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 2 illustrates how
a 10Ω resistor along with a 10μF and a .01μF bypass
capacitor should be connected to each VCCA pin.
3.3V
VCC
.01μF
.01μF
10Ω
VCCA
10 μF
FIGURE 2. POWER SUPPLY FILTERING
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
8
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
CRYSTAL INPUT INTERFACE
The ICS8432-51 has been characterized with 18pF parallel reso- nant crystal and were chosen to minimize the ppm error. The
nant crystals. The capacitor values, C1 and C2, shown in Fig- optimum C1 and C2 values can be slightly adjusted for different
ure 3 below were determined using a 25MHz, 18pF parallel reso- board layouts.
XTAL2
C1
22p
X1
18pF Parallel Crystal
XTAL1
C2
22p
Figure 3. CRYSTAL INPUt INTERFACE
TERMINATION FOR LVPECL OUTPUTS
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs.The two different layouts mentioned should be used to maximize operating frequency and minimize
drive 50Ω transmission lines. Matched impedance techniques
signal distortion. Figures 4A and 4B show two different layouts
which are recommended only as guidelines. Other suitable clock
are recommended only as guidelines.
FOUTx and nFOUTx are low impedance follower outputs that layouts may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
generate ECL/LVPECL compatible outputs.Therefore, terminat-
ing resistors (DC current path to ground) or current sources
must be used for functionality. These outputs are designed to
3.3V
Z
o = 50Ω
125Ω
125Ω
FOUT
FIN
Zo = 50Ω
Zo = 50Ω
Zo = 50Ω
FOUT
FIN
50Ω
50Ω
VCC - 2V
1
RTT =
Zo
RTT
((VOH + VOL) / (VCC – 2)) – 2
84Ω
84Ω
FIGURE 4A. LVPECL OUTPUT TERMINATION
FIGURE 4B. LVPECL OUTPUT TERMINATION
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
9
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
LAYOUT GUIDELINE
The schematic of the ICS8432-51 layout example used in this The layout in the actual system will depend on the selected
layout guideline is shown in Figure 5A. The ICS8432-51 rec- component types, the density of the components, the density
ommended PCB board layout for this example is shown in of the traces, and the stack up of the P.C. board.
Figure 5B. This layout example is used as a general guideline.
C1
C2
X1
U1
VCC
1
24
R7
10
M5
M6
M7
M8
N0
N1
nc
XTAL2
REF_IN
REF_IN
XTAL_SEL
2
3
4
5
6
7
8
23
22
21
20
19
18
17
nXTAL_SEL
VCCA
S_LOAD
S_DATA
S_CLOCK
MR
VCCA
S_LOAD
S_DATA
S_CLOCK
C11
C16
10u
0.01u
VEE
ICS8432-51
VCC
R1
125
R3
125
Zo = 50 Ohm
C14
0.1u
TL1
+
-
C15
0.1u
Zo = 50 Ohm
TL2
R2
84
R4
84
FIGURE 5A. SCHEMATIC OF RECOMMENDED LAYOUT
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
10
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
• The differential 50Ω output traces should have the
same length.
The following component footprints are used in this layout
example:
• Avoid sharp angles on the clock trace.Sharp angle
turns cause the characteristic impedance to change on
the transmission lines.
All the resistors and capacitors are size 0603.
POWER AND GROUNDING
Place the decoupling capacitors C14 and C15, as close as pos-
sible to the power pins. If space allows, placement of the
decoupling capacitor on the component side is preferred. This
can reduce unwanted inductance between the decoupling ca-
pacitor and the power pin caused by the via.
• Keep the clock traces on the same layer.Whenever pos-
sible, avoid placing vias on the clock traces. Placement
of vias on the traces can affect the trace characteristic
impedance and hence degrade signal integrity.
• To prevent cross talk, avoid routing other signal traces in
parallel with the clock traces. If running parallel traces is
unavoidable, allow a separation of at least three trace
widths between the differential clock trace and the other
signal trace.
Maximize the power and ground pad sizes and number of vias
capacitors.This can reduce the inductance between the power
and ground planes and the component power and ground pins.
The RC filter consisting of R7, C11, and C16 should be placed
as close to the VCCA pin as possible.
• Make sure no other signal traces are routed between the
clock trace pair.
CLOCK TRACES AND TERMINATION
• The matching termination resistors should be located as
close to the receiver input pins as possible.
Poor signal integrity can degrade the system performance or
cause system failure. In synchronous high-speed digital systems,
the clock signal is less tolerant to poor signal integrity than other
signals. Any ringing on the rising or falling edge or excessive ring
back can cause system failure. The shape of the trace and the
trace delay might be restricted by the available space on the board
and the component location.While routing the traces, the clock
signal traces should be routed first and should be locked prior to
routing other signal traces.
CRYSTAL
The crystal X1 should be located as close as possible to the pins
24 (XTAL2) and 25 (XTAL1). The trace length between the X1
and U1 should be kept to a minimum to avoid unwanted parasitic
inductance and capacitance. Other signal traces should not be
routed near the crystal traces.
GND
C1
C2
VCC
X1
VIA
U1
PIN 1
C16
VCCA
C11
R7
Close to the input
pins of the
receiver
R1
R3
R2
R4
C15
TL1
C14
TL1N
TL1, TL21N are 50 Ohm
traces and equal length
FIGURE 5B. PCB BOARD LAYOUT FOR ICS8432-51
www.icst.com/products/hiperclocks.html
8432BY-51
REV. C APRIL 8, 2005
11
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS8432-51.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS8432-51 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
•
•
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 135mA = 467.8mW
Power (outputs)MAX = 30.2mW/Loaded Output pair
If all outputs are loaded, the total power is 2 * 30.2mW = 60.4mW
Total Power_MAX (3.465V, with all outputs switching) = 467.8mW + 60.4mW = 528.2mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device.The maximum recommended junction temperature for HiPerClockSTM devices is 125°C.
The equation for Tj is as follows: Tj = θJA * Pd_total + TA
Tj = JunctionTemperature
θJA = Junction-to-AmbientThermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
TA = AmbientTemperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W perTable 10 below.
Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:
70°C + 0.528W * 42.1°C/W = 92.2°C. This is well below the limit of 125°C.
This calculation is only an example.Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
TABLE 10. THERMAL RESISTANCE θJA FOR 32-PIN LQFP, FORCED CONVECTION
θJA byVelocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
67.8°C/W
55.9°C/W
50.1°C/W
47.9°C/W
42.1°C/W
39.4°C/W
NOTE: Most modern PCB designs use multi-layered boards.The data in the second row pertains to most designs.
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
12
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 6.
VCCO
Q1
VOUT
R L
50
VCCO - 2V
FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination
voltage ofV - 2V.
CCO
•
•
For logic high, VOUT = V
= V
– 1.0V
OH_MAX
CCO_MAX
)
= 1.0V
OH_MAX
(V
- V
CCO_MAX
For logic low, V = V
= V
– 1.7V
OUT
OL_MAX
CCO_MAX
)
= 1.7V
OL_MAX
(V
- V
CCO_MAX
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
))
Pd_H = [(V
– (V
- 2V))/R ] * (V
- V
) = [(2V - (V
- V
/R ] * (V
- V
) =
OH_MAX
CCO_MAX
CCO_MAX
OH_MAX
CCO_MAX
OH_MAX
CCO_MAX
OH_MAX
L
L
[(2V - 1V)/50Ω) * 1V = 20.0mW
))
Pd_L = [(V
– (V
- 2V))/R ] * (V
- V
) = [(2V - (V
- V
/R ] * (V
- V
) =
OL_MAX
CCO_MAX
CCO_MAX
OL_MAX
CCO_MAX
OL_MAX
CCO_MAX
OL_MAX
L
[(2V - 1.7V)/50Ω) * 1.7V = 10.2mW L
Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
13
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
RELIABILITY INFORMATION
TABLE 11. θJAVS. AIR FLOW TABLE FOR 32 LEAD LQFP
θJA byVelocity (Linear Feet per Minute)
0
200
55.9°C/W
42.1°C/W
500
50.1°C/W
39.4°C/W
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
67.8°C/W
47.9°C/W
NOTE: Most modern PCB designs use multi-layered boards.The data in the second row pertains to most designs.
TRANSISTOR COUNT
The transistor count for ICS8432-51 is: 3743
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
14
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP
TABLE 12. PACKAGE DIMENSIONS
JEDEC VARIATION
ALL DIMENSIONS IN MILLIMETERS
BBA
SYMBOL
MINIMUM
NOMINAL
MAXIMUM
N
A
32
--
--
--
1.60
0.15
1.45
0.45
0.20
A1
A2
b
0.05
1.35
0.30
0.09
1.40
0.37
c
--
D
9.00 BASIC
7.00 BASIC
5.60 Ref.
9.00 BASIC
7.00 BASIC
5.60 Ref.
0.80 BASIC
0.60
D1
D2
E
E1
E2
e
L
0.45
0.75
θ
--
0
°
7°
ccc
--
--
0.10
Reference Document: JEDEC Publication 95, MS-026
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
15
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
TABLE 13. ORDERING INFORMATION
Part/Order Number
ICS8432BY-51
Marking
Package
Shipping Packaging
tray
Temperature
0°C to 70°C
0°C to 70°C
0°C to 70°C
0°C to 70°C
ICS8432BY-51
ICS8432BY-51
ICS8432BY51L
ICS8432BY51L
32 Lead LQFP
ICS8432BY-51T
ICS8432BY-51LF
ICS8432BY-51LFT
32 Lead LQFP
1000 tape & reel
tray
32 Lead "Lead-Free" LQFP
32 Lead "Lead-Free" LQFP
1000 tape & reel
NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use
in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are
not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS
product for use in life support devices or critical medical instruments.
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
16
ICS8432-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
REVISION HISTORY SHEET
Description of Change
Rev
Table
Page
Date
A
2
3
5
Corrected labels on the Parallel & Serial Load Operations diagram.
Revised MR pin description.
12/18/02
T1
T4A
Power Supply table - changed IDD to 155mA max. from 130mA max.,
changed IDDA to 20mA max. from 15mA max.,
and changed IDDO to 55mA max. from 45mA max.
B
B
2/13/03
3/12/03
9
1
Added LVDS Driver Termination Section.
General Description & Features - changed VCO min. from 200MHz to 250MHz and
replaced throughout the datasheet in: (Functional Description pg2,
T3C Program. Output Divider Func. Table pg4, and T5 Input Freq Charac. Table
pg6).
- Features - changed min. Output Frequency Range from 25MHz to 31.25MHz.
T1
T2
3
3
4
5
Pin Descriptions Table - revised XTAL1,XTAL2 pin description.
Pin Characteristics Table - changed CIN 4pF max. to 4pF typical.
Prog. VCO Freq. Func. Table - deleted 200 and 225 rows, does not apply.
C
5/9/03
T3B
Power Supply DC Characteristics Table - deleted VDDO & IDDO rows,
does not apply.
T7
T1
6
1
AC Characteristics Table - change FOUT 25MHz min. to 31.25MHz min.
Pin Assignment - corrected XTAL pins. Pin 24 is labeled XTAL2 and pin 25 is
labeled XTAL1.
2
3
Revised Parallel & Serial Load Operations diagram.
Pin Descriptions Table - corrected XTAL pins to correspond with the pin number.
Changed XTAL1 to read input and XTAL2 to read output.
C
C
5/28/03
4/8/05
10
Updated Figure 5A schematic to correspond the XTAL pins with the Pin Assignment.
Crystal section, corrected pin 24 to read XTAL2 and pin 25 to read XTAL1.
11
1
16
Features Section - added Lead-Free bullet.
Ordering Information - added Lead-Free part number.
T13
8432BY-51
www.icst.com/products/hiperclocks.html
REV. C APRIL 8, 2005
17
相关型号：
ICS8432BY-51LFT
Clock Generator, 700MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32
IDT
©2020 ICPDF网 联系我们和版权申明