ICS662M-02TR [ICSI]
NTSC/PAL AUDIO CLOCK; NTSC / PAL音频时钟
| 型号： | ICS662M-02TR |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | NTSC/PAL AUDIO CLOCK |
| 文件： | 总6页 (文件大小：95K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS662-02
NTSC/PAL AUDIO CLOCK
Description
Features
The ICS662-02 is a low cost, low jitter, high
performance PLL clock synthesizer designed to
replace oscillators and PLL circuits in set-top box and
multimedia systems. Using ICS’ patented analog
Phase Locked Loop (PLL) techniques, the device uses
a NTSC/PAL reference clock input to produce a
selectable audio clock.
• Packaged in 8 pin SOIC
• Locks to NTSC and PAL colorburst frequencies (4x)
• Audio sampling rate outputs
• Low synthesis error in all clocks
• All frequencies are frequency locked
• Advanced, low power, sub-micron CMOS process
• Operating voltage of 3.3 V
ICS manufactures the largest variety of Set-Top Box
and multimedia clock synthesizers for all applications.
Consult ICS to eliminate VCXOs, crystals and
oscillators from your board.
Block Diagram
VDD
OE/PD
PLL Clock
Synthesis and
Control
3
S2:0
Audio Clock
REF CLK
Circuitry
GND
MDS 662-02 A
1
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
ICS662-02
NTSC/PAL AUDIO CLOCK
Pin Assignment
CLOCK OUTPUT SELECT TABLE
S2 S1 S0
Input
Frequency
Output
Frequency
Video
Std.
REF
VDD
GND
S2
8
7
6
5
1
2
3
4
S0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
14.31818
14.31818
8.192
11.2896
12.288
24.576
8.192
NTSC
NTSC
NTSC
NTSC
PAL
OE/PD
S1
14.31818
CLK
14.31818
17.73447205*
17.73447205*
17.73447205*
17.73447205*
11.2896
12.288
24.576
PAL
8 pin (150 mil) SOIC
PAL
PAL
* -0.16 ppm compared to PAL specification
Pin Descriptions
Pin
Pin
Pin
Pin Description
Number Name
Type
1
2
3
4
REF
VDD
GND
S2
Input
Reference clock input.
Power Connect to +3.3 V.
Power Connect to ground.
Input
Output frequency selection Pin 2. Determines output frequency as per
table above.
5
6
CLK
S1
Output Clock output per table above.
Input
Input
Input
Output frequency selection Pin 1. Determines output frequency as per
table above.
7
8
OE/PD
S0
Output enable. Powers down PLL and tri-states output with weak
pull-down when low.
Output frequency selection Pin 0. Determines output frequency as per
table above.
MDS 662-02 A
2
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
ICS662-02
NTSC/PAL AUDIO CLOCK
External Components
inductance. No external power supply filtering is
required for the ICS662-02.
Decoupling Capacitor
As with any high performance mixed-signal IC, the
ICS662-02 must be isolated from system power supply
noise to perform optimally.
Series Termination Resistor
A 33ꢀ terminating resistor can be used next to the
clock outputs for trace lengths over one inch.
A decoupling capacitor of 0.01µF must be connected
between VDD and GND on pins 2 and 3. It must be
connected close to the ICS662-02 to minimize lead
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS662-02. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
All Inputs and Outputs
-0.5 V to 4 V
-0.5 V to VDD+0.5 V
0 to +70LC
Ambient Operating Temperature
Storage Temperature
-65 to +150LC
260LC
Soldering Temperature
Recommended Operation Conditions
Parameter
Min.
Typ.
Max.
+70
Units
LC
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
0
+3.0
+3.6
V
MDS 662-02 A
3
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
ICS662-02
NTSC/PAL AUDIO CLOCK
DC Electrical Characteristics
VDD=3.3 V ±10% , Ambient temperature 0 to +70LC, unless stated otherwise
Parameter
Operating Voltage
Symbol Conditions
Min.
Typ.
Max.
Units
V
VDD
3.0
3.6
Supply Current
IDD
No Load,
20
mA
OE/PD=1,
first 4 modes
No Load,
25
mA
OE/PD=1,
last 4 modes
IDDPD No load,
OE/PDTS=0
125
ꢁA
Input High Voltage
Input Low Voltage
Input High Voltage
VIH
VIL
VIH
OE/PD pin only VDD - 0.5
OE/PD pin only
V
V
V
0.5
0.8
0.4
S2:S0, REF
pins
2.0
Input Low Voltage
VIL
S2:S0, REF
pins
V
Output High Voltage
VOH
VOL
VOH
IOS
IOH = -12 mA
IOL = 12 mA
IOH = -4 mA
CLK outputs
2.4
V
V
Output Low Voltage
Output High Voltage, CMOS level
Short Circuit Current
VDD-0.4
V
+50
5
mA
pF
ꢀ
Input Capacitance
CIN
Nominal Output Impedance
Internal pull-up resistor
ZOUT
RPU
20
S2 pin
510
120
kꢀ
kꢀ
S1, S0 OE/PD
CLK pin
Internal pull-down resistor
RPD
240
kꢀ
AC Electrical Characteristics
VDD = 3.3 V ±10%, Ambient Temperature 0 to +70L C, unless stated otherwise
Parameter
Symbol
Conditions
Min. Typ. Max. Units
Input Crystal or Clock Frequency
Frequency Synthesis Error
FIN
10
20
0
MHz
ppm
ppm
ns
NTSC Clocks
PAL Clocks
-0.16
Output Clock Rise Time
Output Clock Fall Time
tOR
tOF
20% to 80%, Note 1
80% to 20%, Note 1
1.5
1.5
ns
MDS 662-02 A
4
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
ICS662-02
NTSC/PAL AUDIO CLOCK
Parameter
Symbol
Conditions
Min. Typ. Max. Units
Output Clock Duty Cycle
at VDD/2, Note 1
45
55
%
Deviation from mean,
Note 1
Maximum Absolute Jitter, short
term
±100
±400
ps
Deviation from mean,
Note 1, 10 ꢀs delay
Maximum Absolute Jitter, long term
ps
Note 1: Measured with 15 pF load.
Thermal Characteristics
Parameter
Symbol
ꢂJA
Conditions
Still air
Min.
Typ. Max. Units
Thermal Resistance Junction to
Ambient
150
140
120
40
LC/W
LC/W
LC/W
LC/W
ꢂJA
1 m/s air flow
3 m/s air flow
ꢂJA
Thermal Resistance Junction to Case
ꢂJC
MDS 662-02 A
5
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
ICS662-02
NTSC/PAL AUDIO CLOCK
Package Outline and Package Dimensions (8 pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters
Inches
8
Symbol
Min
Max
1.75
0.25
0.51
0.25
5.00
4.00
Min
Max
A
A1
B
C
D
E
e
1.35
0.10
0.33
0.19
4.80
3.80
.0532
.0040
.013
.0688
.0098
.020
E
H
.0075
.1890
.1497
.0098
.1968
.1574
INDEX
AREA
1.27 BASIC
0.050 BASIC
H
h
5.80
6.20
0.50
1.27
8L
.2284
.010
.016
0L
.2440
.020
.050
8L
1
2
0.25
0.40
0L
L
ꢃ
D
A
h x 45
A1
C
- C -
e
SEATING
PLANE
α
B
L
.10 (.004)
C
Ordering Information
Part / Order Number
(Note 1)
Marking
Shipping packaging
Package
Temperature
ICS662M-02
662M-02
662M-02
Tubes
8 pin SOIC
8 pin SOIC
0 to +70L C
0 to +70L C
ICS662M-02TR
Tape and Reel
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS)
assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would
result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial
applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any
circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or
critical medical instruments.
MDS 662-02 A
6
Revision 100803
Integrated Circuit Systems ꢀ 525 Race Street, San Jose, CA 95126 ꢀ tel (408) 295-9800 ꢀ www.icst.com
相关型号：
ICS662M-03LFTR
PLL Based Clock Driver, 662 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, LEAD FREE, SOIC-8
IDT
ICS662M-03TR
PLL Based Clock Driver, 662 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, SOIC-8
IDT
ICS663M
PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8
IDT
©2020 ICPDF网 联系我们和版权申明