011AL [ICSI]
FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR; FEMTOCLOCKS -TM CRYSTAL - TO- 3.3V LVPECL时钟发生器
| 型号： | 011AL |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR |
| 文件： | 总13页 (文件大小：230K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
GENERAL DESCRIPTION
FEATURES
The ICS843011 is a Fibre Channel Clock Generator • 1 differential 3.3V LVPECL output
ICS
and a member of the HiPerClocksTM family of high
performance devices from ICS. The ICS843011
uses a 26.5625MHz crystal to synthesize
106.25MHz or a 25MHz crystal to synthesize
• Crystal oscillator interface designed for 26.5625MHz
18pF parallel resonant crystal
HiPerClockS™
• Output frequency: 106.25MHz or 100MHz
• VCO range: 560MHz - 680MHz
100MHz. The ICS843011 has excellent <1ps phase jitter
performance, over the 637KHz – 10MHz integration range.The
ICS843011 is packaged in a small 8-pinTSSOP, making it ideal
for use in systems with limited board space.
• RMS phase jitter @ 100MHz, using a 25MHz crystal
(637KHz - 10MHz): 0.80ps (typical)
• RMS phase noise at 106.25MHz
Phase noise:
Offset
Noise Power
100Hz ............... -92.8 dBc/Hz
1KHz ..............-119.6 dBc/Hz
10KHz ..............-129.5 dBc/Hz
100KHz ..............-130.5 dBc/Hz
• 3.3V operating supply
• Lead-Free package fully RoHS compliant
• -40°C to 85°C ambient operating temperature
FREQUENCY TABLE
Crystal (MHz) Output Frequency (MHz)
26.5625
25
106.25
100
BLOCK DIAGRAM
PIN ASSIGNMENT
VCCA
VEE
VCC
Q0
1
2
3
4
8
7
6
5
VCO
XTAL_IN
OSC
XTAL_OUT
nQ0
Q0
Phase
Detector
÷6
637.5MHz w/
26.5625MHz Ref.
XTAL_OUT
XTAL_IN
nQ0
nc
ICS843011
M = ÷24 (fixed)
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm package body
G Package
TopView
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
1
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
TABLE 1. PIN DESCRIPTIONS
Number
Name
VCCA
VEE
Type
Description
1
2
Power
Power
Analog supply pin.
Negative supply pin.
3,
4
XTAL_OUT,
XTAL_IN
Crystal oscillator interface. XTAL_IN is the input,
XTAL_OUT is the output.
Input
5
6, 7
8
nc
nQ0, Q0
VCC
Unused
Output
Power
No connect.
Differential clock outputs. LVPECL interface levels.
Core supply pin.
TABLE 2. PIN CHARACTERISTICS
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum Units
CIN
Input Capacitance
4
pF
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
2
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
ABSOLUTE MAXIMUM RATINGS
SupplyVoltage, V
4.6V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only.Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
CC
Inputs, V
-0.5V to VCC + 0.5V
I
Outputs, IO
Continuous Current
Surge Current
50mA
100mA
PackageThermal Impedance, θ
101.7°C/W (0 mps)
-65°C to 150°C
JA
StorageTemperature, T
STG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VCC = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
3.135
Typical
3.3
Maximum Units
VCC
VCCA
ICCA
IEE
Core Supply Voltage
3.465
3.465
12
V
Analog Supply Voltage
Analog Supply Current
Power Supply Current
3.135
3.3
V
included in IEE
mA
mA
93
TABLE 3B. LVPECL DC CHARACTERISTICS, VCC = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol
VOH
Parameter
Test Conditions
Minimum
Typical
Maximum Units
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
VCC - 1.4
VCC - 2.0
0.6
VCC - 0.9
VCC - 1.7
1.0
V
V
V
VOL
VSWING
NOTE 1: Outputs terminated with 50Ω to VCC - 2V.
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Minimum
25
Typical Maximum Units
Fundamental
Mode of Oscillation
Frequency
26.5625
MHz
Ω
Equivalent Series Resistance (ESR)
Shunt Capacitance
50
7
pF
TABLE 5. AC CHARACTERISTICS, VCC = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
FOUT
Output Frequency
93.33
113.33
MHz
106.25MHz;
Integration Range: 637KHz - 10MHz
100MHz;
0.80
0.80
ps
RMS Phase Jitter (Random);
NOTE 1
tjit(Ø)
ps
Integration Range: 637KHz - 10MHz
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20ꢀ to 80ꢀ
300
48
600
52
ps
ꢀ
NOTE 1: Please refer to the Phase Noise Plot.
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
3
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
TYPICAL PHASE NOISE AT 100MHZ
0
-10
-20
Filter
-30
-40
100MHz
RMS Phase Noise Jitter
-50
637K to 10MHz = 0.80ps (typical)
-60
-70
-80
-90
Raw Phase Noise Data
-100
-110
-120
-130
-140
-150
-160
-170
-180
Phase Noise Result by adding
a Filter to raw data
-190
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
TYPICAL PHASE NOISE AT 106.25MHZ
0
-10
-20
Fibre Channel Filter
-30
-40
106.25MHz
RMS Phase Noise Jitter
-50
637K to 10MHz = 0.80ps (typical)
-60
-70
-80
-90
Raw Phase Noise Data
-100
-110
-120
-130
-140
-150
-160
-170
-180
Phase Noise Result by adding
Fibre Channel Filter to raw data
-190
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
4
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
PARAMETER MEASUREMENT INFORMATION
2V
Phase Noise Plot
SCOPE
VCC
Qx
Phase Noise Mask
LVPECL
VEE
nQx
Offset Frequency
f1
f2
-1.3V 0.165V
RMS Jitter = Area Under the Masked Phase Noise Plot
3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
nQ0
80ꢀ
tF
80ꢀ
tR
Q0
VSWING
20ꢀ
Pulse Width
tPERIOD
Clock
Outputs
20ꢀ
tPW
odc =
tPERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
5
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
CLOCKS™ CRYSTAL- -
TO
3.3V LVPECL CLOCK
GENERATOR
APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise.The ICS843011 provides sepa-
rate power supplies to isolate any high switching
noise from the outputs to the internal PLL.VCC, and VCCA should
be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 1 illustrates how
a 10Ω resistor along with a 10µF and a .01µF bypass
capacitor should be connected to each VCCA pin.
3.3V
VCC
.01µF
.01µF
10Ω
VCCA
10µF
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS843011 has been characterized with 18pF parallel allel resonant crystal and were chosen to minimize the ppm er-
resonant crystals. The capacitor values, C1 and C2, shown in ror.The optimum C1 and C2 values can be slightly adjusted for
Figure 2 below were determined using a 26.5625MHz, 18pF par- different board layouts.
XTAL_OUT
C1
33p
X1
18pF Parallel Crystal
XTAL_IN
C2
22p
Figure 2. CRYSTAL INPUt INTERFACE
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
6
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
APPLICATION SCHEMATIC
Figure 3A shows a schematic example of the ICS843011. An 106.25MHz output frequency. The C1 = 27pF and C2 = 33pF
example of LVEPCL termination is shown in this schematic. are recommended for frequency accuracy. For different board
layout, the C1 and C2 values may be slightly adjusted for opti-
Additional LVPECL termination approaches are shown in the
LVPECLTermination Application Note.In this example, an 18 pF mizing frequency accuracy.
parallel resonant 26.5625MHz crystal is used for generating
VCC
VCCA
VCC
R2
10
C3
10uF
C4
0.01u
R3
R5
133
133
U1
Zo = 50 Ohm
Zo = 50 Ohm
Q
VCC
1
8
7
6
5
VCCA
VEE
XTAL_OUT
XTAL_IN
VCC
Q0
nQ0
NC
+
-
2
3
4
nQ
C2
X1
18pF
33pF
ICS843011
R4
82.5
R6
82.5
C5
0.1u
C1
22pF
VCC=3.3V
FIGURE 3A. ICS843011 SCHEMATIC EXAMPLE
PC BOARD
L
AYOUT
E
XAMPLE
Figure 3B shows an example of ICS843011 P.C. board layout.
The crystal X1 footprint shown in this example allows installa-
tion of either surface mount HC49S or through-hole HC49 pack-
age.The footprints of other components in this example are listed
in the Table 6. There should be at least one decoupling capacitor
per power pin.The decoupling capacitors should be located as
close as possible to the power pins. The layout assumes that
the board has clean analog power ground plane.
T
ABLE 6. FOOTPRINT
T
ABLE
Reference
C1, C2
C3
Size
0402
0805
0603
0603
C4, C5
R2
NOTE: Table 6, lists component
sizes shown in this layout example.
FIGURE 3B. ICS843011 PC BOARD LAYOUT EXAMPLE
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
7
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843011.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS843011 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for VCC = 3.3V + 5ꢀ = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
•
•
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 93mA = 322.2mW
Power (outputs)MAX = 30mW/Loaded Output pair
Total Power_MAX (3.465V, with all outputs switching) = 322.2mW + 30mW = 352.2mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device.The maximum recommended junction temperature for HiPerClockSTM devices is 125°C.
The equation for Tj is as follows: Tj = θJA * Pd_total + TA
Tj = JunctionTemperature
θJA = Junction-to-AmbientThermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
TA = AmbientTemperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming a
moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W perTable 6 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.352W * 90.5°C/W = 116.9°C. This is below the limit of 125°C.
This calculation is only an example.Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
TABLE 6. THERMAL RESISTANCE θJA FOR 8-PIN TSSOP, FORCED CONVECTION
θJA byVelocity (Meters per Second)
0
1
2.5
89.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards
101.7°C/W
90.5°C/W
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
8
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
CLOCKS™ CRYSTAL- -
TO
3.3V LVPECL CLOCK
GENERATOR
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 4.
VCC
Q1
VOUT
RL
50
VCC - 2V
FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination
voltage ofV - 2V.
CC
•
•
For logic high, VOUT = V
= V
– 0.9V
OH_MAX
CC_MAX
)
= 0.9V
OH_MAX
(V
- V
CCO_MAX
For logic low, VOUT = V
= V
– 1.7V
OL_MAX
CC_MAX
)
= 1.7V
OL_MAX
(V
- V
CCO_MAX
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
))
Pd_H = [(V
– (V
- 2V))/R ] * (V
- V
) = [(2V - (V
- V
/R ] * (V
- V
) =
OH_MAX
CC_MAX
CC_MAX
OH_MAX
_MAX
OH_MAX
CC_MAX
OH_MAX
CC
L
[(2V - 0.9V)/50Ω] * 0.9V = 19.8mWL
))
Pd_L = [(V
– (V
- 2V))/R ] * (V
- V
) = [(2V - (V
- V
/R ] * (V
- V
) =
OL_MAX
CC_MAX
CC_MAX
OL_MAX
_MAX
OL_MAX
CC_MAX
OL_MAX
L
CC
L
[(2V - 1.7V)/50Ω] * 1.7V = 10.2mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
9
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
RELIABILITY INFORMATION
TABLE 7. θJAVS. AIR FLOW TABLE FOR 8 LEAD TSSOP
θJA byVelocity (Meters per Second)
0
1
2.5
89.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards
101.7°C/W
90.5°C/W
TRANSISTOR COUNT
The transistor count for ICS843011 is: 2436
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
10
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP
TABLE 8. PACKAGE DIMENSIONS
Millimeters
SYMBOL
Minimum
Maximum
N
A
8
--
1.20
0.15
1.05
0.30
0.20
3.10
A1
A2
b
0.05
0.80
0.19
0.09
2.90
c
D
E
6.40 BASIC
0.65 BASIC
E1
e
4.30
4.50
L
0.45
0°
0.75
8°
α
aaa
--
0.10
Reference Document: JEDEC Publication 95, MO-153
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
11
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
CLOCKS™ CRYSTAL- -
TO
3.3V LVPECL CLOCK
GENERATOR
TABLE 9. ORDERING INFORMATION
Part/Order Number
ICS843011AG
Marking
Package
Count
Temperature
-40°C to 85°C
-40°C to 85°C
-40°C to 85°C
-40°C to 85°C
3011A
3011A
011AL
011AL
8 lead TSSOP
100 per tube
ICS843011AGT
ICS843011AGLF
ICS843011AGLFT
8 lead TSSOP on Tape and Reel
8 lead "Lead-Free" TSSOP
2500
100 per tube
2500
8 lead "Lead-Free" TSSOP on Tape and Reel
The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use
in normal commercial and industrial applications. Any other applications such as those requiring ehigh reliability or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product
for use in life support devices or critical medical instruments.
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
12
ICS843011
Integrated
Circuit
Systems, Inc.
F
EMTO
C
LOCKS™ CRYSTAL
-TO-
3.3V LVPECL CLOCK
GENERATOR
REVISION HISTORY SHEET
Description of Change
Rev
B
Table
Page
3
Date
3A
T9
Power Supply DC Characteristics Table - added ICCA spec.
Ordering Information Table - corrected count from 154 to 100.
8/23/04
10/13/04
B
12
Ordering Information Table - corrected Lead-Free marking from 3011AL to
011AL.
Changed ambient operating temperature bullet from -30°C to 85°C to
-40°C to 85°C and throughout data sheet.
B
B
T9
12
1
10/20/04
6
7
Crystal Input Interface - changed capacitor C2 value from 27p to 22p.
12/10/04
Application Schematic - corrected schematic to reflect Crystal Input Interface
change.
843011AG
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 10, 2004
13
相关型号：
©2020 ICPDF网 联系我们和版权申明