GS70328TS-15 概述
32K x 8 256Kb Asynchronous SRAM 32K ×8 256Kb的SRAM的异步 SRAM
GS70328TS-15 规格参数
是否无铅: | 含铅 | 是否Rohs认证: | 不符合 |
生命周期: | Obsolete | 零件包装代码: | TSOP |
包装说明: | TSOP1, | 针数: | 28 |
Reach Compliance Code: | compliant | ECCN代码: | 3A991.B.2.B |
HTS代码: | 8542.32.00.41 | 风险等级: | 5.38 |
Is Samacsys: | N | 最长访问时间: | 15 ns |
JESD-30 代码: | R-PDSO-G28 | 长度: | 11.8 mm |
内存密度: | 262144 bit | 内存集成电路类型: | STANDARD SRAM |
内存宽度: | 8 | 湿度敏感等级: | 3 |
功能数量: | 1 | 端子数量: | 28 |
字数: | 32768 words | 字数代码: | 32000 |
工作模式: | ASYNCHRONOUS | 最高工作温度: | 70 °C |
最低工作温度: | 组织: | 32KX8 | |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | TSOP1 |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, THIN PROFILE |
并行/串行: | PARALLEL | 峰值回流温度(摄氏度): | NOT SPECIFIED |
认证状态: | Not Qualified | 座面最大高度: | 1.2 mm |
最大供电电压 (Vsup): | 3.6 V | 最小供电电压 (Vsup): | 3 V |
标称供电电压 (Vsup): | 3.3 V | 表面贴装: | YES |
技术: | CMOS | 温度等级: | COMMERCIAL |
端子形式: | GULL WING | 端子节距: | 0.55 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | NOT SPECIFIED |
宽度: | 8 mm | Base Number Matches: | 1 |
GS70328TS-15 数据手册
通过下载GS70328TS-15数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载GS70328SJ/TS
7, 8, 10, 12, 15 ns
SOJ, TSOP
Commercial Temp
Industrial Temp
32K x 8
256Kb Asynchronous SRAM
3.3 V V
DD
Corner V and V
DD
SS
Features
• Fast access time: 7, 8, 10, 12, 15 ns
• 75/65/50/50/50 mA at max cycle rate
• Single 3.3 V ± 0.3 V power supply
Pin Descriptions
Symbol
Description
Address input
• All inputs and outputs are TTL-compatible
• Fully static operation
A0–A14
DQ1–DQ8
CE
• Industrial Temperature Option: –40° to 85°C
• Package line up
Data input/output
Chip enable input
Write enable input
Output enable input
+3.3 V power supply
SJ: 300 mil, 28-pin SOJ package
TS: 8 mm x 13.4 mm, 28-pin TSOP Type I package
WE
OE
Description
V
DD
The GS70328 is a high speed CMOS static RAM organized as
32,763 words by 8 bits. Static design eliminates the need for
external clocks or timing strobes. The GS70328 operates on a
single 3.3 V power supply, and all inputs and outputs are TTL-
compatible. The GS70328 is available in 300 mil, 28-pin SOJ
V
Ground
SS
NC
No connect
2
and 8 x 13.4 mm , 28-pin TSOP Type-I packages.
Pin Configuration
Top view
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
1
VDD
WE
A13
A8
2
3
OE
A11
1
2
3
4
5
6
7
8
4
A10
CE
28
27
26
25
24
23
22
21
20
19
18
17
16
15
5
A9
A9
A8
A13
WE
VDD
DQ8
DQ7
DQ6
DQ5
DQ4
6
A11
OE
28-pin
7
28- pin
300 mil
8
A10
CE
A14
A12
A7
A6
VSS
DQ3
DQ2
DQ1
8 x 13.4 TSOP I
9
SOJ
9
10
11
12
13
14
10
11
12
13
14
DQ8
DQ7
DQ6
DQ5
DQ4
A5
A4
A3
A0
A1
A2
DQ1
DQ2
DQ3
VSS
Rev: 1.11 11/2004
1/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Block Diagram
A0
Row
Decoder
Memory Array
Address
Input
Buffer
Column
Decoder
A14
CE
WE
OE
I/O Buffer
Control
DQ8
DQ1
Truth Table
VDD Current
CE
H
OE
X
WE
X
DQ1 to DQ8
Not Selected
Read
ISB1, ISB2
L
L
H
L
X
L
Write
IDD
L
H
H
High Z
X: “H” or “L”
Absolute Maximum Ratings
Parameter
Symbol
Rating
Unit
Supply Voltage
VDD
–0.5 to +4.6
V
–0.5 to V + 0.5
DD
Input Voltage
VIN
V
(≤ 4.6 V max.)
–0.5 to V + 0.5
DD
Output Voltage
VOUT
V
(≤ 4.6 V max.)
Allowable power dissipation
Storage temperature
PD
0.7
W
o
TSTG
–55 to 150
C
Note:
Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation shall be restricted to Recommended
Operating Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
Rev: 1.11 11/2004
2/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Recommended Operating Conditions
Parameter
Supply Voltage for -7/8/10/12
Input High Voltage
Symbol
Minimum
3.0
Typical
Maximum
Unit
V
3.3
—
3.6
V
V
V
DD
V
+ 0.3
VIH
VIL
2.0
DD
Input Low Voltage
–0.3
—
0.8
Ambient Temperature,
Commercial Range
o
TAc
TAI
0
—
—
70
85
C
Ambient Temperature,
Industrial Range
o
–40
C
Notes:
1. Input overshoot voltage should be less than V +2 V and not exceed 20 ns.
DD
2. Input undershoot voltage should be greater than –2 V and not exceed 20 ns.
Capacitance
Parameter
Input Capacitance
Output Capacitance
Symbol
Test Condition
Maximum
Unit
pF
C
V
= 0 V
= 0 V
5
7
IN
IN
C
V
OUT
pF
OUT
Notes:
1. Tested at TA = 25°C, f = 1 MHz
2. These parameters are sampled and are not 100% tested.
DC I/O Pin Characteristics
Parameter
Symbol
Test Conditions
Min
Max
V
= 0 to V
DD
Input Leakage Current
IIL
–1uA
1uA
IN
Output High Z
= 0 to V
Output Leakage Current
ILO
–1uA
1uA
V
OUT
DD
Output High Voltage
Output Low Voltage
VOH
VOL
IOH = –4 mA
ILO = +4 mA
2.4 V
—
—
0.4 V
Rev: 1.11 11/2004
3/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Power Supply Currents
0 to 70°C
-40 to 85°C
Parameter Symbol Test Conditions
7 ns 8 ns 10 ns 12 ns 15 ns 7 ns 8 ns 10 ns 12 ns 15 ns
CE ≤ VIL
Operating
Supply
Current
All other inputs
≥ VIH or ≤ VIL
Min. cycle time
IOUT = 0 mA
75 mA 65 mA 50 mA 50 mA 50 mA 80 mA 70 mA 55 mA 55 mA 55 mA
IDD
CE ≥ VIH
Standby
Current
All other inputs
≥ VIH or ≤VIL
Min. cycle time
35 mA 30 mA 25 mA 25 mA 25 mA 40 mA 35 mA 30 mA 30 mA 30 mA
ISB1
ISB2
CE ≥ V – 0.2 V
DD
Standby
Current
All other inputs
1 mA
2 mA
≥ V – 0.2 V or
DD
≤ 0.2 V
AC Test Conditions
Parameter
Output Load 1
Conditions
VIH = 2.4 V
VIL = 0.4 V
tr = 1 V/ns
tf = 1 V/ns
1.4 V
DQ
Input high level
Input low level
1
30pF
50Ω
Input rise time
VT = 1.4 V
Input fall time
Input reference level
Output reference level
Output load
Output Load 2
1.4 V
3.3 V
Fig. 1& 2
589Ω
434Ω
DQ
Notes:
1. Include scope and jig capacitance
1
5pF
2. Test conditions as specified with output loading as shown in Fig. 1
unless otherwise noted
3. Output load 2 for tLZ, tHZ, tOLZ and tOHZ
Rev: 1.11 11/2004
4/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
AC Characteristics
Read Cycle
-7
-8
-10
-12
-15
Parameter
Symbol
Unit
Min Max Min Max Min Max Min Max Min Max
Read cycle time
tRC
tAA
tAC
tOE
tOH
7
—
—
—
2
—
7
8
—
—
—
2
—
8
10
—
—
—
2
—
10
10
5
12
—
—
—
3
—
12
12
6
15
—
—
—
3
—
15
15
7
ns
ns
ns
ns
ns
ns
Address access time
Chip enable access time (CE)
Output enable to output valid (OE)
Output hold from address change
Chip enable to output in low Z (CE)
7
8
3.5
—
—
4
—
—
—
—
—
—
—
—
*
2
2
2
3
3
tLZ
*
Output enable to output in low Z (OE)
Chip disable to output in High Z (CE)
Output disable to output in High Z (OE)
0
—
3.5
3
0
—
4
0
—
5
0
—
6
0
—
7
ns
ns
ns
tOLZ
*
—
—
—
—
—
—
—
—
—
—
tHZ
*
3.5
4
5
6
tOHZ
* These parameters are sampled and are not 100% tested
Read Cycle 1: CE = OE = V , WE = V
IL
IH
tRC
Address
Data Out
tAA
tOH
Previous Data
Data valid
Rev: 1.11 11/2004
5/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Read Cycle 2: WE = V
IH
tRC
Address
CE
tAA
tAC
tHZ
tLZ
OE
tOE
tOHZ
tOLZ
DATA VALID
Data Out
High impedance
Write Cycle
-7
-8
-10
-12
-15
Parameter
Symbol
Unit
Min Max Min Max Min Max
Min
12
10
10
7
Max
—
—
—
—
—
—
—
—
—
—
Min
15
13
13
10
0
Max
—
—
—
—
—
—
—
—
—
—
Write cycle time
tWC
tAW
tCW
tDW
tDH
7
5
—
—
—
—
—
—
—
—
—
—
8
5.5
5.5
4
—
—
—
—
—
—
—
—
—
—
10
7
—
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Address valid to end of write
Chip enable to end of write
Data set up time
5
7
3.5
0
5
Data hold time
0
0
0
Write pulse width
tWP
tAS
5
5.5
0
7
10
0
13
0
Address set up time
0
0
Write recovery time (WE)
Write recovery time (CE)
Output Low Z from end of write
tWR
tWR1
0
0
0
0
0
0
0
0
0
0
*
2
2
2
3
3
tWLZ
*
Write to output in High Z
—
3
—
3.5
—
4
—
5
—
5
ns
tWHZ
* These parameters are sampled and are not 100% tested
Rev: 1.11 11/2004
6/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Write Cycle 1: WE control
tWC
Address
OE
tAW
tWR
tCW
CE
tAS
tWP
WE
tDW
tDH
DATA VALID
Data In
tWHZ
tWLZ
Data Out
HIGH IMPEDANCE
Write Cycle 2: CE control
tWC
Address
OE
tAW
tWR1
tAS
tCW
CE
t
BW
UB, LB
WE
tWP
tDW
tDH
DATA VALID
Data In
Data Out
HIGH IMPEDANCE
Rev: 1.11 11/2004
7/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
28-Pin SOJ, 300 mil
Dimension in inch
min nom max
Dimension in mm
Symbol
min
nom max
L
A
—
—
—
0.148
—
—
—
—
3.76
—
D
c
A1
0.025
0.64
A2
0.095 0.100 0.105 2.41
0.015 0.020 0.38
2.54
—
2.67
0.51
0.81
0.30
B
—
B1
0.026 0.028 0.032 0.66
0.008 0.010 0.012 0.20
0.71
0.25
1
c
e
A
0.705 0.71 0.715 17.91 18.03 18.16
D
E
0.295 0.300 0.305 7.49
0.05
7.62
1.27
8.51
7.75
—
e
HE
GE
L
—
—
—
B
B1
y
0.330 0.335 0.340 8.38
0.255 0.265 0.275 6.48
8.64
Θ
6.73 6.985
Detail A
0.082
—
—
—
—
—
2.08
—
—
—
—
—
y
0.004
0.10
o
o
o
o
Θ
0
10
0
10
Notes:
1. Dimension D& E do not include interlead flash
2. Dimension B1 does not include dambar protrusion/intrusion
3. Controlling dimension: inches
Rev: 1.11 11/2004
8/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
28-Pin TSOP-I, 8 mm x 13.4 mm
Dimension in inch
min nom max
Dimension in mm
E
Symbol
c
min
nom max
28
A
—
—
—
0.047
—
—
1.20
0.15
1.05
0.27
—
L
A1
A2
B
0.002
0.006 0.05
—
D
c
0.035 0.040 0.041 0.90
0.007 0.008 0.011 0.17
1.00
0.20
11.8
13.4
0.15
8.00
0.55
0.60
0.80
—
D
—
—
0.465
.528
—
—
—
—
H
—
D
A
c
0.004 0.006 0.008 0.10
0.21
—
A
E
—
—
0.315
0.022
—
—
—
—
e
—
1
L1
L
L1
0.020 0.024 0.028 0.50
0.024 0.032 0.040 0.60
0.70
1.00
0.08
e
B
B1
B
y
Q
Detail A
y
—
—
—
0.003
—
o
o
o
o
Θ
—
0
5
0
5
y
Notes:
Θ
1. Dimension D& E do not include interlead flash
2. Dimension B1 does not include dambar protrusion/intrusion
3. Controlling dimension: inches
Detail A
4. Profile tolerance zones for D and E do not include mold
protrusion. Allowable mold protrusion on E is 0.15 mm per side
and on D is 0.25 mm per side.
Rev: 1.11 11/2004
9/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
Ordering Information
*
Package
Access Time
Temp. Range
Status
Part Number
GS70328SJ-7
GS70328SJ-8
GS70328SJ-10
GS70328SJ-12
GS70328SJ-15
GS70328SJ-7I
GS70328SJ-8I
GS70328SJ-10I
GS70328SJ-12I
GS70328SJ-15I
GS70328TS-7
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
300-mil SOJ
7 ns
8 ns
Commercial
Commercial
Commercial
Commercial
Commercial
Industrial
10 ns
12 ns
15 ns
7 ns
8 ns
Industrial
10 ns
12 ns
15 ns
7 ns
Industrial
Industrial
Industrial
2
2
2
2
2
2
2
2
2
2
Commercial
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
TSOP-I 8 x 13.4 mm
GS70328TS-8
GS70328TS-10
GS70328TS-12
GS70328TS-15
GS70328TS-7I
GS70328TS-8I
GS70328TS-10I
GS70328TS-12I
8 ns
10 ns
12 ns
15 ns
7 ns
Commercial
Commercial
Commercial
Commercial
Industrial
8 ns
Industrial
10 ns
12 ns
15 ns
Industrial
Industrial
GS70328TS-15I
Industrial
*
Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. For example: GS70328TP-8T
Rev: 1.11 11/2004
10/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328SJ/TS
R
evision History
Rev. Code: Old;
Types of Changes
Format or Content
Page #/Revisions/Reason
New
• Added 12ns speed bin information to 70328 datasheet.
• GSI Logo
1.03 8/1999;
1.04 11/1999
Content
GS70328Rev1.04 12/1999KRev
1.05 2/2000L
Format/Content
• Nominal value for H on the TSOP-I 28-pin package changed
to 13.4
• Updated format to conform to Tech Pubs standards
• Corrected errors in both case diagrams
D
Rev 1.05 2/2000L; Rev1.06 6/2000
Rev1.06; Rev1.07
Content
Format/Content
Content
• Added 12 ns reference to Parameter column in
70328_r1_07; 70328_r1_08
Recommended Operating Conditions table on page 3
• Added 15 ns references to entire document
• Removed 6 ns speed bin from entire document
• Updated format
70328_r1_08; 70328_r1_09
70328_r1_09; 70328_r1_10
70328_r1_10; 70328_r1_11
Content
Content
Format
Rev: 1.11 11/2004
11/11
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS70328TS-15 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
GS70328TS-15I | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 | |
GS70328TS-15IT | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 | |
GS70328TS-15T | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 | |
GS70328TS-6 | GSI | Standard SRAM, 32KX8, 6ns, CMOS, PDSO28, 8 X 13.40 MM, TSOP1-28 | 获取价格 | |
GS70328TS-6I | ETC | x8 SRAM | 获取价格 | |
GS70328TS-6IT | GSI | Standard SRAM, 32KX8, 6ns, CMOS, PDSO28, 8 X 13.40 MM, TSOP1-28 | 获取价格 | |
GS70328TS-6T | GSI | Standard SRAM, 32KX8, 6ns, CMOS, PDSO28, 8 X 13.40 MM, TSOP1-28 | 获取价格 | |
GS70328TS-7 | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 | |
GS70328TS-7I | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 | |
GS70328TS-7IT | GSI | 32K x 8 256Kb Asynchronous SRAM | 获取价格 |
GS70328TS-15 相关文章
- 2024-09-20
- 5
- 2024-09-20
- 8
- 2024-09-20
- 8
- 2024-09-20
- 6