74VHC163MX [FAIRCHILD]
COUNTER|UP|4-BIT BINARY|HC-CMOS|SOP|16PIN|PLASTIC ; COUNTER | UP | 4位二进制| HC -CMOS |专科| 16PIN |塑料\n
| 型号： | 74VHC163MX |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | COUNTER|UP|4-BIT BINARY|HC-CMOS|SOP|16PIN|PLASTIC
|
| 文件： | 总10页 (文件大小：125K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
September 1995
Revised February 2002
74VHC163
4-Bit Binary Counter with Synchronous Clear
An input protection circuit insures that 0V to 7V can be
General Description
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery backup. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
The VHC163 is an advanced high-speed CMOS device
fabricated with silicon gate CMOS technology. It achieves
the high-speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power dissi-
pation.
The VHC163 is a high-speed synchronous modulo-16
binary counter. This device is synchronously presettable for
application in programmable dividers and has two types of
Count Enable inputs plus a Terminal Count output for ver-
satility in forming multistage counters. The CLK input is
active on the rising edge. Both PE and MR inputs are
active on low logic level. Presetting is synchronous to rising
edge of CLK and the Clear function of the VHC163 is syn-
chronous to CLK. Two enable inputs (ENP and ENT) and
Carry Output are provided to enable easy cascading of
counters, which facilitates easy implementation of n-bit
counters without using external gates.
Features
■ High speed: fMAX = 185 MHz (typ) at VCC = 5V
■ Low power dissipation: ICC = 4 µA (max) at TA = 25°C
■ Synchronous counting and loading
■ High-speed synchronous expansion
■ High noise immunity: VNIH = VNIL = 28% VCC (min)
■ Power down protection is provided on all inputs.
■ Low noise: VOLP = 0.8V (max)
■ Pin and function compatible with 74HC163
Ordering Code:
Order Number Package Number
Package Description
74VHC163M
74VHC163SJ
74VHC163MTC
74VHC163N
M16A
M16D
MTC16
N16E
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
© 2002 Fairchild Semiconductor Corporation
DS012122
www.fairchildsemi.com
Connection Diagram
Pin Descriptions
Pin Names
Description
CEP
CET
CP
Count Enable Parallel Input
Count Enable Trickle Input
Clock Pulse Input
MR
Synchronous Master Reset Input
Parallel Data Inputs
P0–P3
PE
Parallel Enable Inputs
Flip-Flop Outputs
Q0–Q3
TC
Terminal Count Output
Functional Description
The VHC163 counts in modulo-16 binary sequence. From
state 15 (HHHH) it increments to state 0 (LLLL). The clock
inputs of all flip-flops are driven in parallel through a clock
buffer. Thus all changes of the Q outputs occur as a result
of, and synchronous with, the LOW-to-HIGH transition of
the CP input signal. The circuits have four fundamental
modes of operation, in order of precedence: synchronous
reset, parallel load, count-up and hold. Four control
inputs—Synchronous Reset (MR), Parallel Enable (PE),
Count Enable Parallel (CEP) and Count Enable Trickle
(CET)—determine the mode of operation, as shown in the
Mode Select Table. A LOW signal on MR overrides count-
ing and parallel loading and allows all outputs to go LOW
on the next rising edge of CP. A LOW signal on PE over-
rides counting and allows information on the Parallel Data
(Pn) inputs to be loaded into the flip-flops on the next rising
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchro-
nous multistage counters, the TC outputs can be used with
the CEP and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC
delay of the first stage, plus the cumulative CET to TC
delays of the intermediate stages, plus the CET to CP
setup time of the last stage. This total delay plus setup time
sets the upper limit on clock frequency. For faster clock
rates, the carry lookahead connections shown in Figure 2
are recommended. In this scheme the ripple delay through
the intermediate stages commences with the same clock
that causes the first stage to tick over from max to min to
start its final cycle. Since this final cycle takes 16 clocks to
complete, there is plenty of time for the ripple to progress
through the intermediate stages. The critical timing that lim-
its the clock period is the CP to TC delay of the first stage
plus the CEP to CP setup time of the last stage. The TC
output is subject to decoding spikes due to internal race
conditions and is therefore not recommended for use as a
clock or asynchronous reset for flip-flops, registers or
counters.
edge of CP. With PE and MR HIGH, CEP and CET permit
counting when both are HIGH. Conversely, a LOW signal
on either CEP or CET inhibits counting.
The VHC163 uses D-type edge-triggered flip-flops and
changing the MR, PE, CEP and CET inputs when the CP is
in either state does not cause errors, provided that the rec-
ommended setup and hold times, with respect to the rising
edge of CP, are observed.
Logic Equations: Count Enable = CEP • CET • PE
TC = Q0 • Q1 • Q 2 • Q3 • CET
FIGURE 1.
FIGURE 2.
www.fairchildsemi.com
2
Mode Select Table
State Diagram
Action on the Rising
MR
PE
CET
CEP
Clock Edge (
Reset (Clear)
Load (Pn → Qn)
)
L
H
H
H
H
X
L
X
X
H
L
X
X
H
X
L
H
H
H
Count (Increment)
No Change (Hold)
No Change (Hold)
X
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Block Diagram
3
www.fairchildsemi.com
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions (Note 2)
Supply Voltage (VCC
DC Input Voltage (VIN
DC Output Voltage (VOUT
Input Diode Current (IIK
Output Diode Current (IOK
DC Output Current (IOUT
DC VCC/GND Current (ICC
)
−0.5V to +7.0V
−0.5V to +7.0V
−0.5V to VCC + 0.5V
−20 mA
)
Supply Voltage (VCC
Input Voltage (VIN
Output Voltage (VOUT
Operating Temperature (TOPR
Input Rise and Fall Time (tr, tf)
)
2.0V to +5.5V
0V to +5.5V
)
)
)
)
0V to VCC
)
±20 mA
)
−40°C to +85°C
)
±25 mA
)
±50 mA
V
V
CC = 3.3V ± 0.3V
CC = 5.0V ± 0.5V
0
100 ns/V
Storage Temperature (TSTG
Lead Temperature (TL)
(Soldering, 10 seconds)
)
−65°C to +150°C
0 20 ns/V
Note 1: Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
260°C
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
VCC
T
A = 25°C
TA = −40°C to +85°C
Symbol
VIH
Parameter
Units
Conditions
(V)
Min
Typ
Max
Min
Max
HIGH Level
2.0
1.50
1.50
V
V
Input Voltage
LOW Level
3.0 − 5.5 0.7 VCC
0.7 VCC
VIL
2.0
0.50
0.50
Input Voltage
HIGH Level
3.0 − 5.5
0.3 VCC
0.3 VCC
VOH
2.0
3.0
1.9
2.9
2.0
3.0
4.5
1.9
2.9
Output Voltage
V
V
V
V
I
OH = −50 µA
4.5
4.4
4.4
V
IN = VIH
3.0
2.58
3.94
2.48
3.80
or VIL
I
I
OH = −4 mA
OH = −8 mA
4.5
VOL
LOW Level
2.0
0.0
0.0
0.0
0.1
0.1
0.1
0.1
Output Voltage
3.0
I
OL = 50 µA
4.5
0.1
0.1
V
IN = VIH
3.0
0.36
0.36
±0.1
4.0
0.44
0.44
±1.0
40.0
or VIL
I
I
OL = 4 mA
OL = 8 mA
4.5
IIN
Input Leakage Current
0 − 5.5
5.5
µA
µA
V
V
IN = 5.5V or GND
IN = VCC or GND
ICC
Quiescent Supply Current
Noise Characteristics
VCC
T
A = 25°C
Symbol
Parameter
Units
Conditions
(V)
Typ
Limits
VOLP
Quiet Output Maximum
Dynamic VOL
5.0
0.4
0.8
−0.8
3.5
V
V
V
V
CL = 50 pF
CL = 50 pF
CL = 50 pF
CL = 50 pF
(Note 3)
VOLV
Quiet Output Minimum
Dynamic VOL
5.0
5.0
5.0
−0.4
(Note 3)
VIHD
Minimum HIGH Level
Dynamic Input Voltage
Maximum LOW Level
Dynamic Input Voltage
(Note 3)
VILD
1.5
(Note 3)
Note 3: Parameter guaranteed by design.
www.fairchildsemi.com
4
AC Electrical Characteristics
VCC
T
A = 25°C
TA = −40° to +85°C
Symbol
Parameter
Units
ns
Conditions
L = 15 pF
(V)
Min
Typ
8.3
10.8
4.9
6.4
8.7
11.2
4.9
6.4
11.0
13.5
6.2
7.7
7.5
10.5
4.9
6.4
130
85
Max
12.8
16.3
8.1
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
70
Max
15.0
18.5
9.5
tPLH
Propagation Delay
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
3.3 ± 0.3
tPHL
Time (CP–Qn)
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
L = 15 pF
L = 50 pF
5.0 ± 0.5
3.3 ± 0.3
5.0 ± 0.5
3.3 ± 0.3
5.0 ± 0.5
3.3 ± 0.3
5.0 ± 0.5
3.3 ± 0.3
5.0 ± 0.5
ns
10.1
13.6
17.1
8.1
11.5
16.0
19.5
9.5
tPLH
tPHL
Propagation Delay
ns
Time (CP–TC, Count)
ns
10.1
17.2
20.7
10.3
12.3
12.3
15.8
8.1
11.5
20.0
23.5
12.0
14.0
14.5
18.0
9.5
tPLH
tPHL
Propagation Delay
ns
Time (CP–TC, Load)
ns
tPLH
tPHL
Propagation Delay
ns
Time (CET–TC)
ns
10.1
11.5
fMAX
Maximum Clock
Frequency
80
55
MHz
50
135
95
185
125
4
115
85
MHz
pF
CIN
Input Capacitance
Power Dissipation
Capacitance
10
10
VCC = Open
CPD
23
pF (Note 4)
Note 4: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained by the equation: ICC (opr) = CPD * VCC * fIN + ICC
.
When the outputs drive a capacitive load, total current consumption is the sum of CPD, and ∆ICC which is obtained from the following formula:
CQ0–CQ3 and CTC are the capacitances at Q0–Q3 and TC, respectively. FCP is the input frequency of the CP.
5
www.fairchildsemi.com
AC Operating Requirements
VCC
TA = 25°C
TA = −40°C
Symbol
tS
Parameter
Units
(Note 5)
(V)
Typ
Guaranteed Minimum
Minimum Setup Time
(Pn–CP)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
5.5
4.5
8.0
5.0
7.5
5.0
4.0
3.5
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.5
5.0
5.0
6.5
4.5
9.5
6.0
9.0
6.0
4.0
3.5
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.5
5.0
5.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
tS
tS
tS
tH
tH
tH
tH
Minimum Setup Time
(PE –CP)
Minimum Setup Time
(CEP or CET–CP)
Minimum Setup Time
(MR –CP)
Minimum Hold Time
(Pn–CP)
Minimum Hold Time
(PE –CP)
Minimum Hold Time
(CEP or CET–CP)
Minimum Hold Time
(MR –CP)
tW(L)
tW(H)
Minimum Pulse Width
CP (Count)
Note 5: VCC is 3.3 ± 0.3V or 5.0 ± 0.5V
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A
7
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D
www.fairchildsemi.com
8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16
9
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
10
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明