74VCX132 [FAIRCHILD]
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs; 低电压四2输入与非门施密特触发器输入和3.6V容限输入和输出
| 型号： | 74VCX132 |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs |
| 文件： | 总6页 (文件大小：68K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
July 1999
Revised July 1999
74VCX132
Low Voltage Quad 2-Input NAND Gate with
Schmitt Trigger Inputs and 3.6V Tolerant Inputs
and Outputs
General Description
Features
The VCX132 contains four 2-input NAND gates with
Schmitt Trigger Inputs. The pin configuration and function
are the same as the VCX00 except the inputs have hyster-
esis between the positive-going and negative-going input
thresholds. This hysteresis is useful for transforming slowly
switching input signals into sharply defined, jitter-free out-
put signals. This product should be used where noise mar-
gin greater than that of conventional gates is required.
■ 1.65V-3.6V VCC supply operation
■ 3.6V tolerant inputs and outputs
■ tPD
3.3 ns max for 3.0V to 3.6V VCC
4.1 ns max for 2.3V to 2.7V VCC
8.2 ns max for 1.65V to 1.95V VCC
■ Power-off high impedance inputs and outputs
The VCX132 is designed for low voltage (1.65V to 3.6V)
VCC applications with I/O compatibility up to 3.6V.
■ Static Drive (IOH/IOL
)
This product is fabricated with an advanced CMOS tech-
nology to achieve high-speed operation while maintaining
low CMOS power dissipation.
±24 mA @ 3.0V VCC
±18 mA @ 2.3V VCC
±6 mA @ 1.65V VCC
■ Uses patented Quiet Series noise/EMI reduction
circuitry
■ Latchup performance exceeds 300 mA
■ ESD performance:
Human body model > 2000V
Machine model > 250V
Ordering Code:
Order Number Package Number
Package Description
74VCX132M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VCX132MTC
MTC14
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Diagram
Connection Diagram
Pin Descriptions
Pin Name
An, Bn
Description
Inputs
Outputs
On
Quiet Series is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
ds500164
www.fairchildsemi.com
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions (Note 3)
Supply Voltage (VCC
)
−0.5V to +4.6V
−0.5V to 4.6V
DC Input Voltage (VI)
Power Supply
DC Output Voltage (VO)
HIGH or LOW State (Note 2)
Operating
1.65V to 3.6V
1.2V to 3.6V
−0.3V to 3.6V
−0.5V to VCC + 0.5V
−0.5V to +4.6V
Data Retention Only
Input Voltage
V
CC = 0V
DC Input Diode Current (IIK
)
Output Voltage (VO)
HIGH or LOW State
Output Current in IOH/IOL
VI < 0V
−50 mA
0V to VCC
DC Output Diode Current (IOK
)
V
V
O < 0V
−50 mA
+50 mA
±50 mA
V
V
V
CC = 3.0V to 3.6V
CC = 2.3V to 2.7V
CC = 1.65V to 2.3V
±24 mA
±18 mA
O > VCC
DC Output Source/Sink Current
(IOH/IOL
±6 mA
)
Free Air Operating Temperature (TA)
−40°C to +85°C
DC VCC or Ground Current per
Supply Pin (ICC or Ground)
±100 mA
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Storage Temperature (TSTG
)
−65°C to +150°C
Note 2: I Absolute Maximum Rating must be observed.
O
Note 3: Floating or unused inputs must be held HIGH or LOW.
DC Electrical Characteristics (2.7V < V ≤ 3.6V)
CC
V
(V)
CC
Symbol
V +
Parameter
Positive Threshold
Conditions
Min
Max
Units
3.6
2.2
2.0
t
V
3.0
V −
Negative Threshold
Input Hysteresis
3.6
0.8
0.7
0.3
0.3
t
V
V
3.0
V
V
3.6
1.2
1.2
H
3.0
HIGH Level Output Voltage
I
= −100 µA
= −12 mA
= −18 mA
= −24mA
= 100 µA
= 12 µA
2.7–3.6
2.7
V
–0.2
OH
OH
CC
I
2.2
2.4
2.2
OH
V
V
I
3.0
OH
I
3.0
OH
V
LOW Level Output Voltage
I
2.7–3.6
2.7
0.2
0.4
OL
OL
I
OL
I
= 18 mA
= 24 mA
3.0
0.4
OL
I
3.0
0.55
±15.0
10
OL
I
I
I
Input Leakage Current
0 ≤ V ≤ 3.6V
2.7–3.6
0
µA
µA
I
I
Power Off Leakage Current
Quiescent Supply Current
0 ≤ (V , V ) ≤ 3.6V
I O
OFF
CC
V = V or GND
2.7–3.6
2.7–3.6
2.7–3.6
20
I
CC
µA
µA
V
V
≤ V ≤ 3.6V
±20
750
CC
I
∆I
Increase in I per Input
= V – 0.6V
IH CC
CC
CC
www.fairchildsemi.com
2
DC Electrical Characteristics (2.3V ≤ V ≤ 2.7V)
CC
V
(V)
CC
Symbol
V +
Parameter
Conditions
Min
Max
Units
Positive Threshold
2.3
1.6
V
V
V
t
V −
Negative Threshold
Input Hysteresis
2.3
0.5
0.3
t
∆V
2.3
1.0
T
V
HIGH Level Output Voltage
I
I
I
I
I
I
I
= −100 µA
= −6 mA
= −12 mA
= −18 mA
= 100 µA
= 12 µA
2.3–2.7
2.3
V
–0.2
OH
OH
OH
OH
OH
OL
OL
OL
CC
2.0
1.8
1.7
V
2.3
2.3
V
LOW Level Output Voltage
2.3–2.7
2.3
0.2
0.4
0.6
±5.0
10
OL
V
= 18 mA
2.3
I
I
I
Input Leakage Current
0 ≤ V ≤ 3.6V
2.3–2.7
0
µA
µA
I
I
Power Off Leakage Current
Quiescent Supply Current
0 ≤ (V , V ) ≤ 3.6V
I O
OFF
CC
V = V or GND
2.3–2.7
2.3–2.7
20
I
CC
µA
V
≤ V ≤ 3.6V
±20
CC
I
DC Electrical Characteristics (1.65V ≤ V < 2.3V)
CC
V
(V)
CC
Symbol
V +
Parameter
Conditions
Min
Max
Units
Positive Threshold
1.65
1.3
V
V
V
t
V −
Negative Threshold
Input Hysteresis
1.65
0.25
0.2
t
∆V
1.65
0.9
T
V
V
HIGH Level Output Voltage
I
I
I
I
= −100 µA
= −6 mA
= 100 µA
= 6 mA
1.65–2.3
1.65
V
–0.2
OH
OH
OH
OL
OL
CC
V
V
1.25
LOW Level Output Voltage
1.65–2.3
1.65
0.2
0.3
±5.0
10
OL
I
I
I
Input Leakage Current
0 ≤ V ≤ 3.6V
1.65–2.3
0
µA
µA
I
I
Power Off Leakage Current
Quiescent Supply Current
0 ≤ (V , V ) ≤ 3.6V
I O
OFF
CC
V = V or GND
1.65–2.3
1.65–2.3
20
I
CC
µA
V
≤ V ≤ 3.6V
±20
CC
I
AC Electrical Characteristics (Note 4)
T
= −40°C to +85°C, C = 30 pF, R = 500Ω
A
L
L
V
= 3.3 V ± 0.3V
V
= 2.5 V ± 0.2V
V = 1.8 V ± 0.15V
CC
Symbol
Parameter
Units
ns
CC
CC
Min
Max
Min
Max
Min
Max
t
Propagation Delay
0.6
3.3
0.8
4.1
1.0
8.2
PHL
t
t
t
PLH
Output to Output
Skew (Note 5)
0.5
0.5
0.75
ns
OSHL
OSLH
Note 4: For C = 50 pF, add approximately 300 ps to the AC maximum specification.
L
Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
) or LOW-to-HIGH (t
).
OSLH
OSHL
3
www.fairchildsemi.com
Dynamic Switching Characteristics
T
= +25°C
A
V
(V)
CC
Symbol
Parameter
Conditions
= 30 pF, V = V , V = 0V
Units
Typical
0.25
0.6
V
V
V
Quiet Output Dynamic
Peak V
C
C
C
1.8
2.5
3.3
1.8
2.5
3.3
1.8
2.5
3.3
OLP
L
L
L
IH
CC
IL
V
OL
0.8
Quiet Output Dynamic
Valley V
= 30 pF, V = V , V = 0V
−0.25
−0.6
−0.8
1.5
OLV
IH
CC
IL
V
V
OL
Quiet Output Dynamic
Valley V
= 30 pF, V = V , V = 0V
IH CC IL
OHV
1.9
OH
2.2
Capacitance
T
= +25°C
Units
A
Symbol
Parameter
Conditions
V = 0V or V , V = 1.8V, 2.5V or 3.3V
Typical
C
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
6
7
pF
pF
pF
IN
I
CC
CC
C
V = 0V or V , V = 1.8V, 2.5V or 3.3V
I CC CC
OUT
PD
C
V = 0V or V , f = 10MHz, V = 1.8V, 2.5V or 3.3V
20
I
CC
CC
AC Loading and Waveforms
FIGURE 1. AC Test Circuit
TEST
SWITCH
Open
t
, t
PLH PHL
FIGURE 2. Waveform for Inverting and Non-inverting Functions
V
CC
Symbol
3.3V ± 0.3V
1.5V
2.5V ± 0.2V
1.8V ± 0.15V
V
V
V
/2
/2
V
V
/2
/2
mi
CC
CC
CC
CC
V
1.5V
mo
www.fairchildsemi.com
4
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
Package Number M14A
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74VCX132BQX
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs
FAIRCHILD
74VCX132M
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs
FAIRCHILD
74VCX132MTC
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs
FAIRCHILD
74VCX132_05
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and Outputs
FAIRCHILD
74VCX162240
Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26ヘ Series Resistors in Outputs
FAIRCHILD
74VCX162240MTD
Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26ヘ Series Resistors in Outputs
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明