74LVX132MX_NL [FAIRCHILD]
NAND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, 0.150 INCH, MS-012, SOIC-14;
| 型号： | 74LVX132MX_NL |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | NAND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, 0.150 INCH, MS-012, SOIC-14 触发器 |
| 文件： | 总6页 (文件大小：91K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
October 1996
Revised February 2005
74LVX132
Low Voltage Quad 2-Input NAND Schmitt Trigger
General Description
Features
The LVX132 contains four 2-input NAND Schmitt Trigger
Gates. The pin configuration and function are the same as
the LVX00 but the inputs have hysteresis between the pos-
itive-going and negative-going input thresholds, which are
capable of transforming slowly changing input signals into
sharply defined, jitter-free output signals, thus providing
greater noise margins than conventional gates.
■ Input voltage level translation from 5V to 3V
■ Ideal for low power/low noise 3.3V applications
■ Guaranteed simultaneous switching noise level and
dynamic threshold performance
The inputs tolerate voltages up to 7V allowing the interface
of 5V systems to 3V systems.
Ordering Code:
Package
Order Number
Package Description
Number
74LVX132M
M14A
M14D
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVX132SJ
74LVX132MTC
MTC14
MTC14
74LVX132MTCX_NL
(Note 1)
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Logic Diagram
Connection Diagram
Pin Descriptions
Pin Names
An, Bn
Yn
Descriptions
Inputs
Outputs
© 2005 Fairchild Semiconductor Corporation
DS012159
www.fairchildsemi.com
Absolute Maximum Ratings(Note 2)
Recommended Operating
Conditions (Note 3)
Supply Voltage (VCC
DC Input Diode Current (IIK
VI 0.5V
DC Input Voltage (VI)
DC Output Diode Current (IOK
VO 0.5V
)
0.5V to 7.0V
)
Supply Voltage (VCC
)
2.0V to 3.6V
0V to 5.5V
20 mA
Input Voltage (VI)
0.5V to 7V
Output Voltage (VO)
0V to VCC
)
Operating Temperature (TA)
40 C to 85 C
0 ns/V to 100 ns/V
20 mA
20 mA
Input Rise and Fall Time ( t/ V)
VO VCC 0.5V
Note 2: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
DC Output Voltage (VO)
DC Output Source
0.5V to VCC 0.5V
or Sink Current (IO)
25 mA
DC VCC or Ground Current
Note 3: Unused inputs must be held HIGH or LOW. They may not float.
(ICC or IGND
)
50 mA
65 C to 150 C
180 mW
Storage Temperature (TSTG
Power Dissipation
)
DC Electrical Characteristics
T
25 C
Typ
T
40 C to 85 C
A
A
V
Symbol
Parameter
Units
Conditions
CC
Min
Max
Min
Max
V
Positive Threshold
Negative Threshold
Hysteresis
3.0
3.0
3.0
2.0
3.0
3.0
2.0
3.0
3.0
3.6
3.6
2.2
2.2
V
V
V
t
V
V
V
0.9
0.3
0.9
0.3
t
1.2
1.2
H
HIGH Level
1.9
2.0
3.0
1.9
V
V
V
V
or V
or V
I
I
I
I
I
I
50
50
A
A
OH
IN
IN
IL
IH
OH
OH
OH
OL
OL
OL
Output Voltage
2.9
2.9
V
V
2.58
2.48
4 mA
V
LOW Level
0.0
0.0
0.1
0.1
0.1
0.1
0.44
1.0
20
50
50
A
A
OL
IL
IH
Output Voltage
0.36
0.1
4 mA
I
I
Input Leakage Current
A
A
V
V
5.5V or GND
IN
CC
IN
IN
Quiescent Supply Current
2.0
V
or GND
CC
Noise Characteristics (Note 4)
V
T
25 C
CC
A
C
L
(pF)
Symbol
Parameter
Units
(V)
3.3
3.3
3.3
3.3
Typ
Limit
0.5
V
V
V
V
Quiet Output Maximum Dynamic V
0.3
0.3
V
V
V
V
50
OLP
OLV
IHD
ILD
OL
Quiet Output Minimum Dynamic V
0.5
50
50
50
OL
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
2.0
0.8
Note 4: Input t
t
3 ns
r
f
www.fairchildsemi.com
2
AC Electrical Characteristics
V
T
25 C
Typ
T
40 C to 85 C
CC
A
A
C
(pF)
Symbol
Parameter
Units
ns
L
(V)
Min
Max
11.5
16.0
10.6
15.4
1.5
Min
Max
13.0
18.7
12.5
17.5
1.5
t
t
Propagation
2.7
7.0
10.5
6.1
1.0
1.0
1.0
1.0
15
PLH
Delay Time
50
15
50
50
PHL
3.3 0.3
9.0
t
t
Output to Output
Skew (Note 5)
2.7
3.3
OSLH
OSHL
ns
1.5
1.5
Note 5: Parameter guaranteed by design. t
|t
t
|, t
|t
t
|
PHLn
OSLH
PLHm
PLHn OSHL
PHLm
Capacitance
T
25 C
T
40 C to 85 C
A
A
Symbol
Parameter
Units
Min
Typ
Max
Min
Max
C
C
Input Capacitance
Power Dissipation Capacitance (Note 6)
4
10
10
pF
pF
IN
18
PD
Note 6: C is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
PD
3
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A
www.fairchildsemi.com
4
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74LVX132SJ
IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-14, Gate
NSC
74LVX132SJX
IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-14, Gate
NSC
74LVX138M
LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 0.150 INCH, MS-012, SOIC-16
ROCHESTER
©2020 ICPDF网 联系我们和版权申明