74ALVC32MTC [FAIRCHILD]

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs; 低电压四2输入或门与承受3.6V电压的输入和输出
74ALVC32MTC
型号: 74ALVC32MTC
厂家: FAIRCHILD SEMICONDUCTOR    FAIRCHILD SEMICONDUCTOR
描述:

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs
低电压四2输入或门与承受3.6V电压的输入和输出

文件: 总5页 (文件大小:74K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
September 2001  
Revised February 2002  
74ALVC32  
Low Voltage Quad 2-Input OR Gate  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The ALVC32 contains four 2-input OR gates. This product  
Features  
1.65V to 3.6V VCC supply operation  
is designed for low voltage (1.65V to 3.6V) VCC applica-  
3.6V tolerant inputs and outputs  
tPD  
tions with I/O compatibility up to 3.6V.  
The ALVC32 is fabricated with an advanced CMOS tech-  
nology to achieve high-speed operation while maintaining  
low CMOS power dissipation.  
2.8 ns max for 3.0V to 3.6V VCC  
3.1 ns max for 2.3V to 2.7V VCC  
4.7 ns max for 1.65V to 1.95V VCC  
Power-off high impedance inputs and outputs  
Uses patented Quiet Series noise/EMI reduction  
circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
Human body model > 2000V  
Machine model > 250V  
Ordering Code:  
Order Number Package Number  
Package Description  
74ALVC32M  
M14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74ALVC32MTC  
MTC14  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
IEEC/IEC  
Pin Descriptions  
Pin Names  
Description  
Inputs  
Outputs  
An, Bn  
On  
Quiet Series is a trademark of Fairchild Semiconductor Corporation.  
© 2002 Fairchild Semiconductor Corporation  
DS500643  
www.fairchildsemi.com  
Absolute Maximum Ratings(Note 1)  
Recommended Operating  
Conditions (Note 3)  
Supply Voltage (VCC  
)
0.5V to +4.6V  
0.5V to 4.6V  
DC Input Voltage (VI)  
Power Supply  
Output Voltage (VO) (Note 2)  
0.5V to VCC +0.5V  
Operating  
1.65V to 3.6V  
0V to VCC  
DC Input Diode Current (IIK  
)
Input Voltage (VI)  
VI < 0V  
50 mA  
50 mA  
±50 mA  
Output Voltage (VO)  
Free Air Operating Temperature (TA)  
Minimum Input Edge Rate (t/V)  
0V to VCC  
DC Output Diode Current (IOK  
O < 0V  
DC Output Source/Sink Current  
(IOH/IOL  
)
40°C to +85°C  
V
V
IN = 0.8V to 2.0V, VCC = 3.0V  
5 ns/V  
Note 1: The Absolute Maximum Ratings are those values beyond which  
the safety of the device cannot be guaranteed. The device should not be  
operated at these limits. The parametric values defined in the Electrical  
Characteristics tables are not guaranteed at the Absolute Maximum Rat-  
ings. The Recommended Operating Conditionstable will define the condi-  
tions for actual device operation.  
)
DC VCC or GND Current per  
Supply Pin (ICC or GND)  
±100 mA  
Storage Temperature Range (TSTG  
)
65°C to +150°C  
Note 2: IO Absolute Maximum Rating must be observed, limited to 4.6V.  
Note 3: Floating or unused control inputs must be held HIGH or LOW.  
DC Electrical Characteristics  
VCC  
Symbol  
VIH  
Parameter  
Conditions  
Min  
Max  
Units  
(V)  
HIGH Level Input Voltage  
1.65 - 1.95 0.65 x VCC  
2.3 - 2.7  
2.7 - 3.6  
1.65 - 1.95  
2.3 - 2.7  
2.7 - 3.6  
1.65 - 3.6  
1.65  
1.7  
2.0  
V
VIL  
LOW Level Input Voltage  
HIGH Level Output Voltage  
0.35 x VCC  
0.7  
V
V
0.8  
VOH  
I
OH = −100 µA  
OH = −4 mA  
OH = −6 mA  
OH = −12 mA  
VCC - 0.2  
1.2  
I
I
2.3  
2.0  
I
2.3  
1.7  
2.7  
2.2  
3.0  
2.4  
I
OH = −24 mA  
OL = 100 µA  
OL = 4 mA  
OL = 6 mA  
OL = 12 mA  
3.0  
2
VOL  
LOW Level Output Voltage  
I
1.65 - 3.6  
1.65  
0.2  
0.45  
0.4  
I
I
2.3  
V
I
2.3  
0.7  
2.7  
0.4  
I
OL = 24 mA  
0 VI 3.6V  
VI = VCC or GND, IO = 0  
IH = VCC 0.6V  
3.0  
0.55  
±5.0  
10  
II  
Input Leakage Current  
Quiescent Supply Current  
Increase in ICC per Input  
3.6  
µA  
µA  
µA  
ICC  
ICC  
3.6  
V
3 - 3.6  
750  
www.fairchildsemi.com  
2
AC Electrical Characteristics  
TA = −40°C to +85°C, RL = 500Ω  
C
L = 50 pF  
C
L = 30 pF  
CC = 1.8V ± 0.15V  
Symbol  
Parameter  
Units  
V
CC = 3.3V ± 0.3V  
VCC = 2.7V  
V
CC = 2.5V ± 0.2V  
V
Min  
Max  
Min  
Max  
Min  
Max  
Min  
Max  
tPHL, tPLH  
Propagation Delay  
1.0  
2.8  
2.9  
1.0  
3.1  
1.0  
4.7  
ns  
Capacitance  
T
A = +25°C  
Symbol  
Parameter  
Conditions  
Units  
VCC  
Typical  
CIN  
CPD  
Input Capacitance  
VI = 0V or VCC  
f = 10 MHz, CL = 50 pF  
3.3  
3.3  
2.5  
1.8  
4
pF  
pF  
Power Dissipation Capacitance  
26  
24  
23  
TABLE 1. Values for Figure 1  
AC Loading and Waveforms  
TEST  
SWITCH  
t
PLH, tPHL  
Open  
FIGURE 1. AC Test Circuit  
TABLE 2. Variable Matrix  
(Input Characteristics: f = 1MHz; tr = tf = 2ns; Z0 =50)  
VCC  
Symbol  
3.3V ± 0.3V  
1.5V  
2.7V  
1.5V  
1.5V  
2.5V ± 0.2V  
VCC/2  
1.8V ± 0.15V  
VCC/2  
Vmi  
Vmo  
1.5V  
VCC/2  
VCC/2  
FIGURE 2. Waveform for Inverting and Non-inverting Functions  
3
www.fairchildsemi.com  
Physical Dimensions inches (millimeters) unless otherwise noted  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Package Number M14A  
www.fairchildsemi.com  
4
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC14  
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and  
Fairchild reserves the right at any time without notice to change said circuitry and specifications.  
LIFE SUPPORT POLICY  
FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD  
SEMICONDUCTOR CORPORATION. As used herein:  
1. Life support devices or systems are devices or systems  
which, (a) are intended for surgical implant into the  
body, or (b) support or sustain life, and (c) whose failure  
to perform when properly used in accordance with  
instructions for use provided in the labeling, can be rea-  
sonably expected to result in a significant injury to the  
user.  
2. A critical component in any component of a life support  
device or system whose failure to perform can be rea-  
sonably expected to cause the failure of the life support  
device or system, or to affect its safety or effectiveness.  
www.fairchildsemi.com  
5
www.fairchildsemi.com  

相关型号:

74ALVC32MTCX

LOGIC GATE|QUAD 2-INPUT OR|AVC/ALVC-CMOS|TSSOP|14PIN|PLASTIC
FAIRCHILD

74ALVC32MTCX_NL

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC32MX

LOGIC GATE|QUAD 2-INPUT OR|AVC/ALVC-CMOS|SOP|14PIN|PLASTIC
FAIRCHILD

74ALVC32PW

Quad 2-input OR gate
NXP

74ALVC32PW

Quad 2-input OR gateProduction
NEXPERIA

74ALVC32PW,118

74ALVC32 - Quad 2-input OR gate TSSOP 14-Pin
NXP

74ALVC32PW-Q100

Quad 2-input OR gate
NEXPERIA

74ALVC32_05

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs
FAIRCHILD

74ALVC373

Octal D-type transparent latch 3-state
NXP

74ALVC373BQ

Octal D-type transparent latch; 3-state
NXP

74ALVC373BQ

Octal D-type transparent latch; 3-stateProduction
NEXPERIA

74ALVC373BQ,115

74ALVC373 - Octal D-type transparent latch; 3-state QFN 20-Pin
NXP