74AC648DC [FAIRCHILD]
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDIP24, CERAMIC, DIP-24;
| 型号： | 74AC648DC |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDIP24, CERAMIC, DIP-24 |
| 文件： | 总7页 (文件大小：75K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
November 1988
Revised August 2000
74AC648
Octal Transceiver/Register with 3-STATE Outputs
General Description
Features
■ Independent registers for A and B buses
■ Multiplexed real-time and stored data transfers
■ 3-STATE outputs
The AC648 consists of registered bus transceiver circuits,
with outputs, D-type flip-flops and control circuitry providing
multiplexed transmission of data directly from the input bus
or from the internal storage registers. Data on the A or B
bus will be loaded into the respective registers on the
LOW-to-HIGH transition of the appropriate clock pin (CPAB
or CPBA). The four fundamental data handling functions
available are illustrated in Figure 1, Figure 2, Figure 3, and
Figure 4.
■ 300 mil slim dual-in-line package
■ Outputs source/sink 24 mA
■ Inverted data to output
Ordering Code:
Order Number Package Number
Package Description
74AC648SC
M24B
N24C
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74AC648SPC
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
Description
A0–A7
B0– B7
Data Register A Inputs,
Data Register A 3-STATE Outputs
Data Register B Inputs,
Data Register B 3-STATE Outputs
Clock Pulse Inputs
CPAB, CPBA
SAB, SBA
DIR, G
Transmit/Receive Inputs
Output Enable Inputs
FACT is a trademark of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS010133
www.fairchildsemi.com
Function Table
Inputs
DIR CPAB CPBA SAB SBA
Data I/O (Note 1)
A0–A7 B0–B7
Function
G
H
H
H
L
L
L
L
L
L
L
L
X
X
X
H
H
H
H
L
H or L H or L
X
X
X
L
X
X
X
X
X
X
X
L
Isolation
X
Input
Input
Input Clock An Data into A Register
Clock Bn Data into B Register
X
X
X
X
X
X
X
An to Bn—Real Time (Transparent Mode)
L
Output Clock An Data into A Register
A Register to Bn (Stored Mode)
H or L
H
H
X
X
X
X
Clock An Data into A Register and Output to Bn
Bn to An —Real Time (Transparent Mode)
Input Clock Bn Data into B Register
B Register to An (Stored Mode)
X
X
X
X
L
L
Output
L
H or L
H
H
L
Clock Bn Data into B Register and Output to An
H = HIGH Voltage Level
L = LOW Voltage Level
X = Irrelevant
= LOW-to-HIGH Transition
Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data
at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.
Real Time Transfer
A-Bus to B-Bus
Real Time Transfer
B-Bus to A-Bus
FIGURE 2.
FIGURE 1.
Storage from
Transfer from
Bus to Register
Register to Bus
FIGURE 4.
FIGURE 3.
www.fairchildsemi.com
2
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
Absolute Maximum Ratings(Note 2)
Recommended Operating
Conditions
Supply Voltage (VCC
)
−0.5V to +7.0V
DC Input Diode Current (IIK
VI = −0.5V
)
Supply Voltage (VCC
)
2.0V to 6.0V
0V to VCC
−20 mA
+20 mA
Input Voltage (VI)
VI = VCC + 0.5V
Output Voltage (VO)
0V to VCC
DC Input Voltage (VI)
−0.5V to VCC + 0.5V
Operating Temperature (TA)
−40°C to +85°C
125 mV/ns
DC Output Diode Current (IOK
)
Minimum Input Edge Rate (∆V/∆t)
V
V
O = −0.5V
−20 mA
+20 mA
V
IN from 30% to 70% of VCC
O = VCC + 0.5V
VCC @ 3.3V, 4.5V, 5.5V
DC Output Voltage (VO)
DC Output Source
−0.5V to VCC + 0.5V
or Sink Current (IO)
± 50 mA
DC VCC or Ground Current
per Output Pin (ICC or IGND
)
± 50 mA
Note 2: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
Storage Temperature (TSTG
Junction Temperature (TJ)
PDIP
)
−65°C to +150°C
140°C
DC Electrical Characteristics
VCC
T
A = +25°C
TA = −40°C to +85°C
Symbol
VIH
Parameter
Units
Conditions
(V)
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
Typ
1.5
Guaranteed Limits
Minimum HIGH Level
Input Voltage
2.1
3.15
3.85
0.9
2.1
3.15
3.85
0.9
V
OUT = 0.1V
2.25
2.75
1.5
V
or VCC − 0.1V
VIL
Maximum LOW Level
Input Voltage
V
OUT = 0.1V
2.25
2.75
2.99
4.49
5.49
1.35
1.65
2.9
1.35
1.65
2.9
V
V
or VCC − 0.1V
VOH
Minimum HIGH Level
Output Voltage
4.4
4.4
IOUT = −50 µA
5.4
5.4
VIN = VIL or VIH
3.0
4.5
5.5
3.0
4.5
5.5
2.56
3.86
4.86
0.1
2.46
3.76
4.76
0.1
IOH= −12 mA
IOH= −24 mA
V
V
I
OH= −24 mA (Note 3)
VOL
Maximum LOW Level
Output Voltage
0.002
0.001
0.001
0.1
0.1
IOUT = 50 µA
0.1
0.1
VIN = VIL or VIH
3.0
4.5
5.5
0.36
0.36
0.36
0.44
0.44
0.44
IOL= 12 mA
V
IOL = 24 mA
IOL = 24 mA (Note 3)
IIN
Maximum Input
5.5
±0.1
±1.0
µA
VI = VCC, GND
(Note 5)
IOLD
Leakage Current
Minimum Dynamic
Output Current (Note 4)
Maximum Quiescent
Supply Current
5.5
5.5
75
mA
mA
VOLD = 1.65V Max
VOHD = 3.85V Min
VIN = VCC
IOHD
ICC
−75
5.5
8.0
80.0
µA
(Note 5)
IOZT
or GND
Maximum I/O
VI (OE) = VIL, VIH
VI = VCC, GND
Leakage Current
5.5
±0.6
±6.0
µA
VO = VCC, GND
Note 3: All outputs loaded; thresholds on input associated with output under test.
Note 4: Maximum test duration 2.0 ms, one output loaded at a time.
Note 5: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC
.
www.fairchildsemi.com
4
AC Electrical Characteristics
VCC
T
A = +25°C
T
A = −40°C to +85°C
L = 50 pF
Max
C
L = 50 pF
C
Symbol
Parameter
(V)
(Note 6)
3.3
Units
Min
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
Typ
10.0
7.0
8.5
6.0
6.0
4.0
5.5
3.5
7.5
5.5
Max
15.5
11.0
13.5
10.5
10.0
7.0
Min
tPLH
Propagation Delay
1.5
1.5
1.5
1.5
1.5
1.0
1.5
1.0
1.5
1.5
17.0
12.0
14.5
11.5
11.0
7.5
ns
ns
ns
ns
Clock to Bus
5.0
tPHL
tPLH
tPHL
tPLH
Propagation Delay
Clock to Bus
3.3
5.0
Propagation Delay
Bus to Bus
3.3
5.0
Propagation Delay
Bus to Bus
3.3
9.0
10.0
8.0
5.0
7.5
Propagation Delay
SBA or SAB to An or Bn
(with An or Bn HIGH or LOW)
Propagation Delay
SBA or SAB to An or B n
(with An or Bn HIGH or LOW)
Enable Time
3.3
12.5
9.0
14.0
10.0
5.0
ns
ns
tPHL
3.3
5.0
1.5
1.5
7.5
5.5
12.5
9.5
1.5
1.5
14.0
10.5
tPZH
tPZL
tPHZ
tPLZ
tPZH
tPZL
tPHZ
tPLZ
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
6.5
5.0
7.0
5.0
7.5
6.0
7.0
5.5
6.0
4.5
6.5
4.5
7.0
5.5
7.0
5.0
11.0
8.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.5
1.0
1.0
1.0
1.5
1.0
11.5
9.0
ns
ns
ns
ns
ns
ns
ns
ns
G to An or Bn
Enable Time
11.0
8.0
12.5
9.0
G to An or Bn
Disable Time
12.0
10.0
11.5
9.0
13.0
11.0
12.5
10.0
14.0
10.5
14.5
10.5
13.5
10.0
15.0
10.0
G to An or Bn
Disable Time
G to An or Bn
Enable Time
12.5
9.5
DIR to An or Bn
Enable Time
13.0
9.0
DIR to An or Bn
Disable Time
11.5
9.0
DIR to An or Bn
Disable Time
13.5
9.5
DIR to An or Bn
Note 6: Voltage Range 3.3 is 3.3V ± 0.3V; Voltage Range 5.0 is 5.0V ± 0.5V
AC Operating Requirements
VCC
T
A = +25°C
T
A = −40°C to +85°C
L = 50 pF
Symbol
Parameter
(V)
C
L = 50 pF
C
Units
(Note 7)
3.3
Typ
2.0
Guaranteed Minimum
tS
Setup Time, HIGH or LOW,
Bus to Clock
3.0
3.5
2.0
0
ns
ns
ns
5.0
1.5
2.0
0
tH
Hold Time, HIGH or LOW,
Bus to Clock
3.3
−1.5
−0.5
2.0
5.0
1.0
3.5
3.0
1.0
4.0
3.0
tW
Clock Pulse Width
HIGH or LOW
3.3
5.0
2.0
Note 7: Voltage Range 3.3 is 3.3V ± 0.3V; Voltage Range 5.0 is 5.0V ± 0.5V
Capacitance
Symbol
Parameter
Typ
Units
Conditions
CC = OPEN
CIN
Input Capacitance
4.5
pF
pF
pF
V
V
V
CPD
CI/O
Power Dissipation Capacitance
Input/Output Capacitance
65.0
15.0
CC = 5.0V
CC = 5.0V
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M24B
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N24C
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
7
www.fairchildsemi.com
相关型号：
74AC648DCQR
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDIP24, CERAMIC, DIP-24
FAIRCHILD
74AC648LC
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CQCC28, CERAMIC, LCC-28
FAIRCHILD
74AC648LCQR
IC AC SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQCC28, CERAMIC, LCC-28, Bus Driver/Transceiver
TI
74AC648LCX
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CQCC28, CERAMIC, LCC-28
FAIRCHILD
74AC648LCXR
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, CQCC28, CERAMIC, LCC-28
FAIRCHILD
74AC648PC
Registered Bus Transceiver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDIP24, PLASTIC, DIP-24
FAIRCHILD
74AC648PWDH-T
IC AC SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, Bus Driver/Transceiver
NXP
©2020 ICPDF网 联系我们和版权申明