SP6205EM5-L-3-3 [EXAR]

GENERAL DESCRIPTION; 概述
SP6205EM5-L-3-3
型号: SP6205EM5-L-3-3
厂家: EXAR CORPORATION    EXAR CORPORATION
描述:

GENERAL DESCRIPTION
概述

线性稳压器IC 调节器 电源电路 光电二极管 输出元件 PC
文件: 总14页 (文件大小:1263K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
April 2012  
Rev. 2.0.0  
GENERAL DESCRIPTION  
APPLICATIONS  
The SP6203 and SP6205 are ultra low noise  
CMOS LDOs with very low dropout and ground  
current. The noise performance is achieved by  
means of an external bypass capacitor without  
sacrificing turn-on and turn-off speed critical  
to portable applications. Extremely stable and  
easy to use, these devices offer excellent  
PSRR and Line/Load regulation. Target  
ñ Battery-Powered Systems  
ñ Medical Equipments  
ñ MP3/CD Players  
ñ Digital Cameras  
FEATURES  
applications  
include  
battery-powered  
ñ 300mA/500mA Output Current  
- SP6203: 300mA SP6205: 500mA  
- Low Dropout Voltage: 0.6Ω PMOS FET  
equipment such as portable and wireless  
products. Regulators' ground current increases  
only slightly in dropout. Fast turn-on/turn-off  
enable control and an internal 30pull down  
on output allows quick discharge of output  
even under no load conditions. Both LDOs are  
protected with current limit and thermal  
shutdown.  
ñ 2.7V to 5.5V Input Voltage  
- Fixed and Adjustable Output Voltage  
- Accurate Output Voltage: 2% over Temp.  
ñ 67dB Power Supply Rejection Ratio  
Both LDOs are available in fixed & adjustable  
output voltage versions and come in an  
industry standard 5-pin SOT-23 and small  
2X3mm 8-pin DFN packages. For SC-70  
100mA CMOS LDO, SP6213 is available.  
ñ 12 μ V Low Output Noise  
RMS  
ñ Un c o n d i t i o n a l l y S t a b l e wi t h  
Ceramic  
ñ L o w Qu i e s c e n t  
ñ L o w Gr o u n d C u r r e natt5:00m3A5 0 μ A  
ñ Fast Turn-On and Turn-Of f : 6 0 μ S  
C u r r e n t :  
5 μ A  
ñ Very Good Load/Line Regulation:  
0.07/0.0 %  
ñ Current Limit and Thermal Protection  
ñ R o HS C o mp l i a n t  
Gr e e n ” / Ha l o g  
5-Pin SOT23 and 8-Pin DFN Packages  
TYPICAL APPLICATION DIAGRAM  
Fig. 1: SP6203/SP6205 Application Diagram  
Exar Corporation  
48720 Kato Road, Fremont CA 94538, USA  
www.exar.com  
Tel. +1 510 668-7000 Fax. +1 510 668-7001  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
ABSOLUTE MAXIMUM RATINGS  
OPERATING RATINGS  
These are stress ratings only and functional operation of  
the device at these ratings or any other above those  
indicated in the operation sections of the specifications  
below is not implied. Exposure to absolute maximum  
rating conditions for extended periods of time may affect  
reliability.  
Input Voltage Range VIN.......................... +2.7V to +5.5V  
Enable Input Voltage VEN................... ...............0 to 5.5V  
Junction Temperature Range ................. -40°C to +125°C  
Thermal Resistance......................................................  
SOT-23-5 (θJA) .............................................191°C/W  
DFN-8 (θJA) ................................................... 59°C/W  
VIN ..............................................................-2V to 6.0V  
Output Voltage VOUT ...............................-0.6V to VIN +1V  
Enable Input Voltage VEN................ .. ...............-2V to 6V  
Storage Temperature.............................. -65°C to 150°C  
Power Dissipation ...............................Internally Limited1  
Lead Temperature (Soldering, 5 sec) ...................+260°C  
Junction Temperature ........................................+150°C  
Note 1: Maximum power dissipation can be calculated  
using the formula: PD = (TJ(max) - TA)  
/JA, θwhere  
TJ(max) is the junction temperature, TA is the ambient  
t e mp e r a t u r e isatnhed junθction-to-ambient thermal  
JA  
r e s i s t aJCn ics e6°.C/Wθ for this package. Exceeding the  
maximum allowable power dissipation will result in  
excessive die temperature and the regulator will go into  
thermal shutdown mode.  
ELECTRICAL SPECIFICATIONS  
Specifications with standard type are for an Operating Junction Temperature of TJ = 25°C only; limits applying over the full  
O p e r a t i n g J u n c t i o n T e mp e r a t u r e r a n g e a r e d e n o t e d b y “ • ” . ughMtiesnt,i mu m a n  
a
design, or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for  
reference purposes only. Unless otherwise indicated, VIN = (VOUT + 0.5V) to 6V, CIN = 2.2µF, COUT = 2.2µF and IOUT = 100µA,  
TJ= 40°C to 85°C.  
Parameter  
Input Voltage  
Min.  
Typ.  
Max.  
Units  
Conditions  
6
V
Output Voltage  
+2  
%
Variation from specified VOUT  
-2  
Output Voltage  
Temperature Coefficient  
50  
ppm/°C  
VOUT/T  
2
Reference Voltage  
Line Regulation  
1.25  
0.04  
1.275  
0.3  
V
Adjustable version only  
1.225  
%/V  
VOUT (VIN below 6V)  
0.07  
0.13  
0.3  
0.5  
IOUT = 0.1mA to 300mA (SP6203)  
IOUT = 0.1mA to 500mA (SP6205)  
3
Load Regulation  
%
0.06  
60  
120  
180  
300  
IOUT = 0.1mA  
IOUT = 100mA  
IOUT = 200mA  
IOUT = 300mA (SP6203)  
Dropout Voltage for VOUT 3.0V4  
mV  
300  
500  
IOUT = 500mA (SP6205)  
45  
100  
IOUT = 0.1mA (IQUIESCENT  
IOUT = 100mA  
IOUT = 200mA  
IOUT = 300mA (SP6203)  
IOUT = 500mA (SP6205)  
)
110  
175  
235  
350  
5
Ground Pin Current  
µA  
330  
490  
Shutdown Supply Current  
Current Limit  
0.01  
1
µA  
A
VEN < 0.4V (shutdown)  
VOUT = 0V (SP6203)  
VOUT = 0V (SP6205)  
0.50  
0.85  
0.8  
1.4  
0.33  
0.55  
Thermal Shutdown Junction  
Temperature  
170  
°C  
Regulator Turns off  
Thermal Shutdown Hysteresis  
Power Supply Rejection Ratio  
12  
67  
°C  
dB  
Regulator turns on again at 158°C  
f1kHz  
150  
630  
12  
CBYP = 10nF, IOUT = 0.1mA  
CBYP = 10nF, IOUT = 300mA  
CBYP = 10nF, IOUT = 0.1mA  
CBYP = 10nF, IOUT = 300mA  
6
Output Noise Voltage  
µVRMS  
50  
75  
50  
7
Thermal Regulation  
VOUT/PD  
0.05  
%/W  
µS  
8
10  
Wake-Up Time (TWU  
)
VIN 4V  
25  
(from shutdown mode)  
IOUT = 30mA  
© 2012 Exar Corporation  
2/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
Parameter  
Min.  
Typ.  
Max.  
Units  
Conditions  
9
10  
Turn-On Time (TON  
)
VIN 4V  
IOUT = 30mA  
60  
120  
µS  
(from shutdown mode)  
10  
100  
15  
250  
25  
IOUT = 0.1mA, VIN 4V  
IOUT = 300mA, VIN 4V  
Turn-Off Time (TOFF  
)
µS  
10  
Output Discharge Resistance  
Enable Input Logic Low Voltage  
Enable Input Logic High Voltage  
30  
V
V
No Load  
Regulator Shutdown  
Regulator Enabled  
0.4  
1.6  
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature  
range.  
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output  
voltage due to heating effects are covered by the thermal regulation specification.  
Note 4: Dropout-voltage is defined as the input to output differential at which the output voltage drops 2% below its  
nominal value measured at 1V differential.  
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the supply is the sum of the  
load current plus the ground pin current.  
Note 6: Output noise voltage is defined within a certain bandwidth, namely 10Hz < BW < 100kHz. An external bypass cap  
(10nF) from reference output (BYP pin) to ground significantly reduces noise at output.  
N o t e  
7 :  
T h e r ma l  
r e g u l a t i o n  
i
s
d e f i n e d a s  
t h e  
c h a n g e  
i n oduistsippautiotn isv o l t a g e  
applied, excluding load and line regulation effects. Specifications are for a 300mA load pulse at VIN = 6V for t = 1ms.  
Note 8: The wake-up time (TWU) is defined as the time it takes for the output to start rising after enable is brought high.  
Note 9: The total turn-on time is called the settling time (TS), which is defined as the condition when both the output and  
the bypass node are within 2% of their fully enabled values when released from shutdown.  
Note 10: For output voltage versions requiring VIN to be lower than 4V, timing (TON & TOFF) increases slightly.  
BLOCK DIAGRAM  
Fig. 2: SP6203/SP6205 Functional Diagram  
© 2012 Exar Corporation  
3/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
PIN ASSIGNMENT  
5-Pin SOT23  
8-Pin DFN  
Fig. 3: SP6203/SP6205 Pin Assignment  
PIN DESCRIPTION  
Name  
SOT-23-5  
Description  
1
2
Power Supply Input  
VIN  
Ground Terminal  
GND  
Enable/Shutdown  
- Logic high = enable  
- Logic low = shutdown  
3
EN  
Bypass - Fixed voltage option:  
Reference bypass input for ultra-quiet operation. Connecting a 10nF cap on this pin reduces  
output noise.  
4
5
BYP/ADJ  
Adjustable Input Adjustable voltage option:  
Adjustable regulator feedback input. Connect to a resistive voltage-  
Divider network.  
Regulator Output Voltage  
VOUT  
Name  
DFN-8  
Description  
Regulator Output Voltage - Fixed voltage option:  
Connect to Pin 8 VOUT  
.
1
VOUT/ADJ  
Adjustable Input Adjustable voltage option:  
Adjustable regulator feedback input. Connect to a resistive voltage-  
Divider network.  
Bypass - Fixed voltage option:  
Reference bypass input for ultra-quiet operation. Connecting a 10nF cap on this pin reduces  
output noise.  
2
BYP/NC  
No Connect Adjustable voltage option.  
3
4
Ground Terminal  
GND  
EN  
Enable/Shutdown  
- Logic high = enable  
- Logic low = shutdown  
5
6
7
8
Power Supply Input  
No Connect  
VIN  
NC  
No Connect  
NC  
Regulator Output Voltage  
VOUT  
© 2012 Exar Corporation  
4/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
ORDERING INFORMATION  
Ambient  
Temperature  
Packing  
Quantity  
Part Number  
Marking  
Package  
Voltage Option  
Note 1  
Range  
Bulk  
2.5K/Tape & Reel  
Bulk  
SP6203EM5-L  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Q2WW  
L2WW  
Q3WW  
H2WW  
M2WW  
J2WW  
ADJ  
2.5V  
2.8V  
2.85V  
3.0V  
3.3V  
SP6203EM5-L/TR  
SP6203EM5-L-2-5  
SP6203EM5-L-2-5/TR  
SP6203EM5-L-2-8  
SP6203EM5-L-2-8/TR  
SP6203EM5L-2-85  
SP6203EM5L-2-85/TR  
SP6203EM5-L-3-0  
SP6203EM5-L-3-0/TR  
SP6203EM5-L-3-3  
SP6203EM5-L-3-3/TR  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
SOT-23-5  
-40°CTA+125°C  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
D0  
YWW  
XXX  
E0  
YWW  
XXX  
Bulk  
SP6203ER-L  
Halogen Free  
Halogen Free  
ADJ  
3K/Tape & Reel  
Bulk  
SP6203ER-L/TR  
SP6203ER-L-1-8  
SP6203ER-L-1-8  
DFN8  
SOT-23-5  
DFN8  
-40°C≤ T ≤+125°C  
A
1.8V  
3K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
SP6205EM5-L  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
Halogen Free  
A3WW  
X2WW  
V2WW  
E3WW  
S2WW  
W2WW  
T2WW  
ADJ  
1.8V  
2.5V  
2.8V  
2.85V  
3.0V  
3.3V  
SP6205EM5-L/TR  
SP6205EM5-L-1-8  
SP6205EM5-L-1-8/TR  
SP6205EM5-L-2-5  
SP6205EM5-L-2-5/TR  
SP6205EM5-L-2-8  
SP6205EM5-L-2-8/TR  
SP6205EM5-L-2-85  
SP6205EM5-L-2-85/TR  
SP6205EM5-L-3-0  
SP6205EM5-L-3-0/TR  
SP6205EM5-L-3-3  
SP6205EM5-L-3-3/TR  
SP6205ER-L  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
-40°C≤ T ≤+125°C  
A
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
2.5K/Tape & Reel  
Bulk  
F0  
Halogen Free  
Halogen Free  
YWW  
XXX  
G0  
YWW  
XXX  
ADJ  
3K/Tape & Reel  
Bulk  
SP6205ER-L/TR  
-40°C≤ T ≤+125°C  
A
SP6205ER-L-2-5  
SP6205ER-L-2-5/TR  
2.5V  
3K/Tape & Reel  
“Y ”  
=
YeaWrW”  
=
Wo r k– “WXe”e k= L o t ; wNhuenmabpeplricable.  
© 2012 Exar Corporation  
5/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
TYPICAL PERFORMANCE CHARACTERISTICS  
All data taken at VIN = 2.7V to 5.5V, TJ = TA = 25°C, unless otherwise specified - Schematic and BOM from Application  
Information section of this datasheet.  
Fig. 4: Current Limit  
Fig. 5: Turn-On Time, RLOAD=5 0 Ω ( 6 0 mA )  
Fig. 6: Turn-Off Time, RLOAD=6 Ω ( 5 0 0 mA )  
Fig. 7: Turn-Off Time, RLOAD=30KΩ 0(.1mA)  
Fig. 8: Load Regulation, IO=100µA ~500mA  
Fig. 9: Regulation, Line Step from 4V to 6V, IO=1mA  
© 2012 Exar Corporation  
6/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
Fig. 10: Start Up Waveform, VIN=3.5V, IO=500mA  
Fig. 11: Start Up Waveform, Slow VIN , No Load  
Fig. 12: Start Up Waveform, Slow VIN, 500mA Output Load Fig. 13: Start Up Waveform, Slow VIN, COUT=1 0 0 0 μOF=,0mAI  
Fig. 14: Start Up Waveform, Slow VIN,  
Fig. 15: Fast VIN, No Load  
COUT=1 0 0 0,μIOF=500mA  
© 2012 Exar Corporation  
7/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
Fig. 16: Fast VIN, 500mA Output Load  
Fig. 18: Fast VIN , COUT=1 0 0 0 μOF=,500mI A  
Fig. 19: Output Noise, CBYP = 10nF  
Fig. 17: Fast VIN  
=
1 0 0 0 μ F O u t p u t  
L o  
Fig. 20: Output Noise, CBYP = open  
© 2012 Exar Corporation  
8/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
THEORY OF OPERATION  
OUTPUT CAPACITOR  
An output capacitor is required between VOUT  
GENERAL OVERVIEW  
a n d G N D t o p r e v e n t  
o s c i l l a t i o  
capacitor is recommended.  
The SP6203/6205 is intended for applications  
where very low dropout voltage, low supply  
current and low output noise are critical, even  
with high load conditions (500mA maximum).  
Unlike bipolar regulators, the SP6203/6205  
(CMOS LDO) supply current increases only  
slightly with load current.  
Larger values make the chip more stable  
which means an improvement of the  
r e g u l a t o r ’ s  
t r a n s i e n t  
r e s p o n  
operating from other sources than batteries,  
supply-noise rejection can be improved by  
increasing the value of the input and output  
capacitors  
techniques.  
and  
using  
passive  
filtering  
The SP6203/6205 contains an internal  
bandgap reference which is fed into the  
inverting input of the LDO-amplifier. The  
output voltage is then set by means of a  
resistor divider and compared to the bandgap  
reference voltage. The error LDO-amplifier  
drives the gate of a P-channel MOSFET pass  
device that has a RDS(ON) of 0.6at 500mA  
producing a 300mV drop at the output.  
For a lower output current, a smaller output  
capacitance can be chosen.  
Finally, the output capacitor should have an  
effective series resistance (ESR) of 0.5or  
less.  
Therefore, the use of good quality ceramic or  
tantalum capacitors is advised.  
Furthermore, the SP6203/6205 has its own  
current limit circuitry (500mA/850mA) to  
ensure that the output current will not damage  
the device during output short, overload or  
start-up.  
BYPASS CAPACITOR  
A bypass pin (BYP) is provided to decouple the  
bandgap reference. A 10nF external capacitor  
connected from BYP to GND reduces noise  
present on the internal reference, which in  
turn significantly reduces output noise and  
also improves power supply rejection. Note  
that the minimum value of COUT must be  
increased to maintain stability when the  
bypass capacitor is used because CBYP reduces  
the regulator phase margin. If output noise is  
not a concern, this input may be left  
unconnected. Larger capacitor values may be  
used to further improve power supply  
rejection, but result in a longer time period  
(slower turn on) to settle output voltage when  
power is initially applied.  
Also, the SP6203/6205 includes thermal shut-  
down circuitry to turn off the device when the  
junction temperature exceeds 170°C and it re-  
mains off until the temperature drops by 12°C.  
ENABLE/SHUTDOWN OPERATION  
The SP6203/6205 is turned off by pulling the  
VEN pin below 0.4V and turned on by pulling it  
above 1.6V.  
If this enable/shutdown feature is not  
required, it should be tied directly to the input  
supply voltage to keep the regulator output on  
at all time.  
While in shutdown, VOUT quickly falls to zero  
(turn-off time is dependent on load conditions  
and output capacitance on VOUT) and power  
consumption drops nearly to zero.  
NO LOAD STABILITY  
The SP6203/6205 will remain stable and in  
regulation with no external load (other than  
the internal voltage driver) unlike many other  
voltage regulators. This is especially important  
in CMOS RAM battery back-up applications.  
INPUT CAPACITOR  
A
s ma l l  
c a p a c i t o r  
o f  
2 . IN2 μ F i s  
r e q u i r e d f r o m V  
to GND if a battery is used as the power  
source. Any good quality electrolytic, ceramic  
or tantalum capacitor may be used at the  
input.  
TURN ON TIME  
The turn on response is split up in two  
separate response categories: the wake up  
© 2012 Exar Corporation  
9/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
time (TWU) and the settling time (TS). The  
wake up time is defined as the time it takes  
a θJA of approximately 191°C/W for minimum  
PCB copper footprint area.  
for the output to rise to 2% of its total value  
This results in a maximum power dissipation  
of:  
after being released from shutdown (EN  
>
0.4V). The settling time is defined as the  
condition where the output reaches 98% of its  
total value after being released from  
shutdown. The latter is also called the turn on  
time and is dependent on the output capacitor,  
a little bit on load and, if present, on a bypass  
capacitor.  
PD(max)=[(125°C-25°C)/(191°C/W)] = 523mW  
The actual power dissipation of the regulator  
circuit can be determined using one simple  
equation:  
PD = (VIN - VOUT) * IOUT + VIN * IGND  
To prevent the device from entering thermal  
shutdown, maximum power dissipation cannot  
be exceeded.  
Substituting PD(max) for PD and solving for the  
operating conditions that are critical to the  
application will give the maximum operating  
conditions for the regulator circuit. For  
example, if we are operating the SP6203 3.0V  
at room temperature, with a minimum  
footprint layout and output current of 300mA,  
TURN OFF TIME  
the  
maximum  
input  
voltage  
can  
be  
determined, based on the equation below.  
Ground pin current can be taken from the  
electrical specifications table (0.23mA at  
300mA).  
The turn off time is defined as the condition  
where the output voltage drops about 66% (θ)  
of its total value. 5θ to 7θ is the constant  
where the output voltage drops nearly to zero.  
There will always be a small voltage drop in  
shutdown because of the switch unless we  
short-circuit it. The turn off time of the output  
voltage is dependent on load conditions,  
output capacitance on VOUT (time constant t =  
RLCL) and also on the difference in voltage  
between input and output.  
390mW = (VIN-3.0V) * 300mA + VIN *0.23mA  
After calculations, we find that the maximum  
input voltage of a 3.0V application at 300mA  
of output current in a SOT-23-5 package is  
4.7V.  
So if the intent is to operate a 5V output  
version from a 6V supply at 300mA load and  
at a 25°C ambient temperature, then the  
actual total power dissipation will be:  
THERMAL CONSIDERATIONS  
The SP6203/6205 is designed to provide  
300/500mA of continuous current in a tiny  
package. Maximum power dissipation can be  
calculated based on the output current and the  
voltage drop across the part. To determine the  
maximum power dissipation of the package,  
PD=([6V-5V]*[300mA])+(6V*0.23mA)=301.4mW  
This is well below the 523mW package maxi-  
mum. Therefore, the regulator can be used.  
Note that the regulator cannot always be used  
at its maximum current rating. For example, in  
a 5V input to 3.0V output application at an  
ambient temperature of 25°C and operating at  
the full 500mA (IGND=0.355mA) load, the  
regulator is limited to a much lower load  
current, determined by the following equation:  
use  
the  
junction-to-ambient  
thermal  
resistance of the device and the following  
basic equation:  
PD = (TJ(max) - TA) / θJA  
TJ(max) is the maximum junction temperature of  
the die and is 125°C. TA is the ambient  
temperature. θJA is the junction-to-ambient  
thermal resistance for the regulator and is  
layout dependent. The SOT-23-5 package has  
523mW = ( [5V-3V]*[ Iload(max)]) +(5V*0.350mA)  
© 2012 Exar Corporation  
10/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
After calculation, we find that in such an  
application (SP6205) the regulator is limited to  
260.6mA. Doing the same calculations for the  
LAYOUT CONSIDERATIONS  
The primary path of heat conduction out of the  
package is via the package leads. Therefore,  
3 0 0 mA L D O ( S P 6 2 0 3 )  
wi l l  
l i mi t  
t h e r e g u l a t o r ’ s  
careful considerations have to be taken into  
output current to 260.9mA.  
account:  
Also, taking advantage of the very low dropout  
voltage characteristics of the SP6203/6205,  
power dissipation can be reduced by using the  
lowest possible input voltage to minimize the  
input-to-output drop.  
1) Attaching the part to a larger copper  
footprint will enable better heat transfer from  
t h e  
d e v i c e ,  
e s p e c i a l l y  
o n  
P C  
are internal ground and power planes.  
2) Place the input, output and bypass  
capacitors close to the device for optimal  
transient response and device behavior.  
ADJUSTABLE REGULATOR APPLICATIONS  
The SP6203/6205 can be adjusted to a specific  
output voltage by using two external resistors  
(see functional diagram). The resistors set the  
output voltage based on the following  
equation:  
3) Connect all ground connections directly to  
t h e  
g r o u n d  
p l a n e .  
I n  
c a s e  
t h  
plane, connect to a common local ground point  
before connecting to board ground.  
VOUT = VREF *(R1/R2 + 1)  
Such layouts will provide a much better  
thermal conductivity (lower θJA) for, a higher  
maximum allowable power dissipation limit.  
Resistor values are not critical because ADJ  
(adjust) has a high input impedance, but for  
best performance use resistors of 470Kor  
less. A bypass capacitor from ADJ to VOUT  
provides improved noise performance.  
DUAL-SUPPLY OPERATION  
When used in dual supply systems where the  
regulator load is returned to a negative  
supply, the output voltage must be diode  
clamped to ground.  
© 2012 Exar Corporation  
11/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
PACKAGE SPECIFICATION  
8-PIN DFN  
© 2012 Exar Corporation  
12/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
5-PIN SOT-23  
© 2012 Exar Corporation  
13/14  
Rev. 2.0.0  
SP6203 / SP6205  
300mA/500mA Low Noise CMOS LDO Regulators  
REVISION HISTORY  
Revision  
Date  
Description  
Reformatted Data Sheet  
Includes top package marking update.  
04/03/2012  
2.0.0  
FOR FURTHER ASSISTANCE  
Email:  
customersupport@exar.com  
Exar Technical Documentation:  
http://www.exar.com/TechDoc/default.aspx?  
EXAR CORPORATION  
HEADQUARTERS AND SALES OFFICES  
48720 Kato Road  
Fremont, CA 94538 USA  
Tel.: +1 (510) 668-7000  
Fax: +1 (510) 668-7030  
www.exar.com  
NOTICE  
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve  
design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein,  
conveys no license under any patent or other right, and makes no representation that the circuits are free of patent  
infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a  
u s e r ’ s  
s p e c i f i  
c
a tphep ilnfiorcmaattioin oinnth.is pWubhliicaltioen has been carefully checked; no responsibility, however,  
is assumed for inaccuracies.  
EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or  
malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its  
safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in  
writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all  
such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.  
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.  
© 2012 Exar Corporation  
14/14  
Rev. 2.0.0  

相关型号:

SP6205EM5-L-3-3/TR

IC REG LINEAR 3.3V 500MA SOT23-5
EXAR

SP6205EM5-L-3.3

Fixed Positive LDO Regulator, 3.3V, 0.5V Dropout, CMOS, PDSO5, SOT-23, 5 PIN
EXAR

SP6205EM5-L-3.3/TR

Fixed Positive LDO Regulator, 3.3V, 0.5V Dropout, CMOS, PDSO5, SOT-23, 5 PIN
EXAR

SP6205EM5-L-ADJ

Adjustable Positive LDO Regulator, 0.5V Dropout, CMOS, PDSO5, SOT-23, 5 PIN
EXAR

SP6205EM5-L-ADJ/TR

Adjustable Positive LDO Regulator, 0.5V Dropout, CMOS, PDSO5, SOT-23, 5 PIN
EXAR

SP6205EM5-L/TR

Adjustable Positive LDO Regulator, CMOS, PDSO5, LEAD FREE, MO-178AA, SOT-23, 5 PIN
SIPEX

SP6205EM5/TR

Low Noise, 300mA and 500mA CMOS LDO Regulators
SIPEX

SP6205EM6-3.0

Fixed Positive LDO Regulator, 3V, CMOS, PDSO6, SOT-23, 6 PIN
SIPEX

SP6205ER

Low Noise, 300mA and 500mA CMOS LDO Regulators
SIPEX

SP6205ER-1-8

Low Noise, 300mA and 500mA CMOS LDO Regulators
SIPEX

SP6205ER-1-8-L

Regulator,
EXAR
EXAR