IMISG501XB [ETC]

CPU System Clock Generator ; CPU的系统时钟发生器\n
IMISG501XB
型号: IMISG501XB
厂家: ETC    ETC
描述:

CPU System Clock Generator
CPU的系统时钟发生器\n

晶体 时钟发生器 外围集成电路 光电二极管
文件: 总8页 (文件大小:161K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
IMISG501  
SYSTEM CLOCK CHIP  
PATENT PENDING  
March 1996  
REDUCED EMI CLOCK GENERATOR  
PRODUCT FEATURES  
PRODUCT DESCRIPTION  
þ
Generates CPU Clock Signals for Microprocessor  
Systems  
The IMISG501 is a spectrum spread clock generator  
specially designed for personal computers, laser  
printers and other digital systems. IMISG501 uses a  
patent pending concept to generate popular clock  
frequencies that are intentionally broadbanded to  
reduce electromagnetic interference. IMISG501  
attenuates the radiated emission amplitudes from  
products associated with either the clock harmonics or  
any signals derived from the clock signals nominally 10  
db and could significantly reduce the cost of complying  
with the regulatory requirements.  
þ
þ
þ
Reduces Measured EMI by 10 db nominal  
4V to 7V Operating Supply Range  
Supports 80286-, 80386-, 80486-, PentiumÔ - and  
29000-based designs  
þ
þ
Wide range of selectable output frequencies  
including 50, 25, 20 and 10 Mhz  
PRCLK is the broadbanded output and can be  
programmed to generate 50, 25, 20 and 10 Mhz with  
S0 and S1 pins. A single, low cost external crystal is  
required as reference frequency for the synthesizer.  
Output modulation function can be turned off with the  
SSON pin. Several power down modes add the  
flexibility to operate the device in a completely static  
mode to reduce standby currents and simplify system  
board tests.  
single, low cost crystal used as reference  
frequency  
þ
þ
þ
þ
Glitch-free switching  
50% duty cycle  
Power down mode for low power consumption  
TTL or CMOS compatible outputs with 6mA drive  
capability  
PDIP/SOIC CONNECTION DIAGRAM  
þ
þ
Low, short- and long-term jitter  
VDD  
OSCin  
OSCout  
VSS  
MPSEL  
AVDD  
S0  
1
2
3
4
5
6
7
8
TEST  
VDD  
MPCLK  
VSS  
PRCLK  
AVSS  
LF1  
16  
15  
14  
13  
12  
11  
10  
9
16 PDIP and 16 Pin SOIC (300 mil body) package  
options  
BLOCK DIAGRAM  
S1  
SSON  
3
14  
REF  
/4 OR /12  
44.2 MHz  
MPCLK  
2
5
MPSEL  
LF  
10  
APPLICATIONS  
7
8
S0  
S1  
SPECTRUM  
SPREAD  
CLOCK GEN  
12  
/2  
PRCLK  
IMISG501 eliminates the need for multiple oscillators  
and generates the CPU clock signals for personal  
computers, laser printers and other digital systems.  
Supports 8086-, 80286-, 80386-, 80486-, PentiumÔ -  
and 29000-based designs. IMISG501 can be used with  
laptop or notebook computers to save power by  
running the system slower than normal CPU speeds or  
completely disabling the clocks in standby mode.  
16  
9
TEST  
SSON  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 1of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
PIN DESCRIPTION  
OSCin, OSCout - These pins form an on-chip  
reference oscillator when connected to terminals of an  
external 44.2 Mhz third overtone parallel resonant  
crystal. OSCin may also serve as an input for an  
externally generated CMOS level or AC coupled  
reference signal.  
MPCLK - This is a nonmodulated output. This output  
can be programmed to be 3.7 Mhz or 11.06 mHz. The  
selection of these frequencies are controlled by the  
MPSEL pin shown in Table 1.  
PRCLK - Output from the spectrum spread clock  
generator. Frequency selection is shown on Table 1.  
When the SSON pin is high, outputs are not  
modulated. When SSON is low, sprectrum spread  
function is enabled.  
S0, and S1 - Frequency select inputs. These inputs  
control the PRCLK frequency selection. S0-S1 inputs  
control the CPU clock frequencies. All these inputs  
have internal pull-downs.  
VSS - Circuit ground  
Table 1 shows the output freuqncy selection conditions.  
VDD - Positive power supply  
AVSS - Analog circuit ground  
AVDD - Analog positive power supply  
TEST - Controls power down and Test Mode selection.  
When high, S0-S1 and MPSEL controls the mode  
selection as shown on Table 1 and Table 2. When low,  
device operates in normal mode. This pin has an  
internal pull-down.  
MPSEL - Controls MPCLK output frequency selections.  
Table 2 shows the selected frequencies for MPCLK.  
This input has an internal pull-up.  
2k  
330 pf  
C1  
R2  
C2  
SSON - This pin controls the sprectrum spread  
function. When low, PRCLK is modulated. When high,  
spreading is turned off. This pin has an internal pull-up.  
2200 pf  
LF1 - This is the control output for the clock generator.  
It is a single-ended, tri-state output. Component  
connections are shown in Figure 1.  
Figure 1  
MPCLK FREQUENCY SELECTION  
PRCLK FREQUENCY SELECTION  
Inputs  
TEST MPSEL  
Output  
PRCLK  
3.7 Mhz  
Inputs  
Output  
S1  
X
X
0
0
1
S0  
X
X
0
1
0
TEST  
S1  
0
S0  
0
PRCLK  
9.96 Mhz  
0
0
1
1
1
1
0
1
X
X
X
X
0
0
0
0
1
1
1
1
11.06 MHz  
0; Power Down  
1; Power Down  
TEST  
0
1
1
0
19.92 Mhz  
24.9 Mhz  
1
0
0
1
1
0
1
0
49.80 Mhz  
0; Power Down  
1; Power Down  
TEST  
1
1
Hi-Z  
TABLE 2: When Power Down address is selected, the  
VCO is turned off and the device goes to standby  
mode. Phase detector is in tri-state mode.  
1
1
Hi-Z  
TABLE 1: When Power Down address is slected, the  
VCO is turned off and the device goes to standby  
mode. Phase detector is in tri-state mode.  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 2 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
MAXIMUM RATINGS  
This device contains circuitry to protect the inputs  
against damage due to high static voltages or electric  
field; however, precautions should be taken to avoid  
application of any voltage higher than the maximum  
rated voltages to this circuit. For proper operation, Vin  
and Vout should be constrained to the range:  
Voltage Relative to VSS:  
Voltage Relative to VDD:  
Storage Temperature:  
-0.3V to 7V  
0.3V  
-65°C to 150°C  
-0°C to 70°C  
4.5-5.5V  
Ambient Temperature:  
Recommend Operating Range:  
VSS< (Vin or Vout) < VDD  
All inputs are tied high or low internally.  
ELECTRICAL CHARACTERISTICS  
Characteristic  
Symbol  
Min  
Typ  
Max  
0.8  
Units  
Vdc  
Input Low Voltage  
VIL  
-
-
-
-
-
-
-
-
Input High Voltage  
VIH  
IIL/IIH  
VOL  
VOH  
IOZ  
2.0  
-
10/100  
0.4  
-
Vdc  
mA  
Input Low Current with Pull-up/ Pull-down  
Output Low Voltage IOL = 6mA  
Output High Voltage IOH=6mA  
Tri-State leakage Current  
Static Supply Current  
-
-
Vdc  
Vdc  
mA  
2.5  
-
10  
IDD  
-
250  
30  
mA  
Dynamic Supply Current  
Short Circuit Current  
ICC  
-
25  
-
mA  
mA  
ISC  
25  
-
VDD = 5V + 10%, TA = 0°C to 70°C  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 3 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
SWITCHING CHARACTERISTICS  
Characteristic  
Symbol  
Min  
Typ  
Max  
Units  
Output Rise and Fall Time Measured at 10% - 90% of  
VDD  
tTLH, tTHL  
-
-
5
ns  
Output Rise and Fall Time Measured at 0.8V - 2.0V  
Output Duty Cycles  
tTLH, tTHL  
TsymF1  
tj1s  
-
-
-
-
-
-
-
-
3
45/55  
2
ns  
%
Jitter One Sigma  
% of Fout  
ps  
Cycle-to-Cycle Jitter with Normal Crystal  
tjcc  
50  
VDD = 5 + 10%, TA = 0°C to 70°C, CL = 15 pF  
OSCILLATOR CHARACTERISTICS  
Characteristic  
Symbol  
Min  
Typ  
Max  
Units  
Millimho  
s
Conditions  
Transconductance  
gm  
20  
80  
180  
@ 44.2 Mhz  
Output Impedance  
Input Capacitance  
Output Capacitance  
DC Bias Voltage  
Start-up Time  
Zo  
Ci  
-
8
200  
800  
18  
ohms  
pf  
@ 44.2 Mhz  
13  
-
Co  
3
6
9
pf  
-
Vb  
1.5  
-
VDD/2  
3.5  
2
Volt  
ms  
-
ts  
-
-
-
@ VDD = 4.5V  
Duty Cycle  
TsymF1  
ICLKr  
-
45/55  
20  
%
-
-
Input Rise Time OSCin  
-
ns  
VCO CHARACTERISTICS  
Characteristic  
VCO Gain  
Symbol  
Ko  
Min  
35  
Typ  
Max  
Units  
Conditions  
55  
65  
MHz/Volt  
DF/DV Measured with VCO Control at  
2V - 3V  
Phase Detector Gain Kd  
100  
145  
200  
mA/rad  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 4 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
CHARTS  
FREQUENCY SELECTION  
SCALING FACTOR  
S0  
S1  
PRCLK  
REFERENCE  
.225  
0
0
1
1
0
1
0
1
.450  
.562  
1.25  
Reference Range:  
Output Range:  
35 Mhz MIN to 55 MHZMAX  
8 MHzMIN to 60 MHzMAX  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 5 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
EXTERNAL CONNECTIONS  
VCC  
L1  
DIGITAL POWER PLANE  
ANALOG POWER PLANE  
DVDD  
AVDD  
1.5 uH  
DIGITAL GND PLANE  
ANALOG GND PLANE  
C11  
10uf  
R1  
10 Ohms  
C10  
22uf  
DVDD  
SG501  
C3  
10pf  
XTAL  
1
2
3
4
5
6
7
8
VDD  
XIN  
TEST  
VDD  
MPCLK  
VSS  
PRCLK  
AVSS  
LF1  
16  
15  
14  
13  
12  
11  
10  
9
44.2 MHz  
DVDD  
C9  
.1uF  
C5  
XOUT  
VSS  
MPSEL  
AVDD  
S0  
JP5  
.033uF  
1.2 uH  
C4  
10pf  
1
2
L2  
C7  
10 pf  
HEADER  
S1  
SSON  
R2  
2K  
C8  
.1uF  
AVDD  
C2  
2200pf  
C1  
JP1  
330 pf  
MPSEL  
S0  
JP2  
JP3  
JP4  
S1  
TEST  
DVDD  
NOTE1: KEEP C3, C4, C5, C6 CLOSE TO THEIR PINS (4, 11, 13, 10, 9 RESPECTIVELY).  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 6 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
PACKAGE DRAWING AND DIMENSIONS  
16 PIN SOIC OUTLINE DIMENSIONS  
INCHES  
MILLIMETERS  
SYMBOL  
MIN  
NOM  
MAX  
0.104  
MIN  
2.46  
NOM  
2.56  
MAX  
C
0.097  
0.101  
2.64  
0.38  
2.39  
0.48  
0.32  
10.46  
7.59  
A
A1  
A2  
B
L
0.0020  
0.090  
0.014  
0.0091  
.399  
0.009  
0.092  
0.016  
0.010  
.407  
0.0015  
0.111  
0.019  
0.0125  
.412  
0.060  
2.29  
0.35  
0.23  
10.13  
7.24  
0.22  
2.34  
H
E
0.41  
0.25  
C
D
E
10.34  
7.52  
D
a
0.285  
0.296  
0.050 BSC  
0.406  
5°  
0.299  
A2  
A
1.27 BSC  
10.31  
5°  
e
0.400  
0°  
0.410  
10°  
10.16  
0°  
10.41  
10°  
H
a
A1  
e
B
0.024  
0.032  
0.040  
0.61  
0.81  
1.02  
L
16-PIN PLASTIC DIP DIMENSIONS  
INCHES  
MILLIMETERS  
C
SYMBOL  
MIN  
NOM  
MAX  
MIN  
NOM  
MAX  
E2  
a
0.150  
0.015  
0.016  
0.056  
0.046  
0.008  
0.748  
0.300  
0.240  
0.335  
0.160  
-
0.170  
-
3.81  
0.381  
0.40  
1.47  
1.17  
0.20  
19.00  
7.62  
6.096  
8.51  
4.06  
-
4.318  
-
A
A1  
B
0.018  
0.059  
0.049  
0.010  
0.750  
0.312  
0.252  
0.345  
0.100 BSC  
0.230  
7°  
0.020  
0.062  
0.052  
0.012  
0.752  
0.325  
0.260  
0.355  
0.45  
1.52  
1.24  
0.25  
19.05  
7.924  
6.49  
8.76  
2.54 BSC  
3.30  
7°  
0.50  
1.57  
1.32  
0.30  
19.10  
8.255  
6.604  
9.01  
B1  
B2  
C
E
E1  
D
D
E
B2  
Q2  
E1  
E2  
e1  
L
A1  
Q
A
0.25  
0°  
0.135  
15°  
3.175  
0°  
3.429  
15°  
B1  
L
a
e1  
S
B
0.059  
0.128  
0.073  
0.060  
0.130  
0.075  
0.061  
0.132  
0.077  
1.50  
3.25  
1.85  
1.53  
3.30  
1.90  
1.55  
3.35  
1.95  
Q1  
Q2  
S
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 7 of 8  
IMISG501  
SYSTEM CLOCK CHIP  
March 1996  
REDUCED EMI CLOCK GENERATOR  
ORDERING INFORMATION  
Part Number  
IMISG501xPB  
IMISG501xXB  
Package Type  
16 Pin Plastic Dip  
16 Pin SOIC  
Production Flow  
Commercial, 0°C to + 70°C  
Commercial, 0°C to + 70C°  
Note:  
The “x” following the IMI Device Number denotes the device revision. The ordering part number is formed  
by a combination of device number, device revision, package style, and screening as shown below.  
Marking: Example:  
IMI  
SG501xPB  
Date Code, Lot #  
IMISG501xPB  
Flow  
B = Commercial, 0°C to + 70°C  
Package  
P = Plastic Dip  
X = Small Outline  
Revision  
IMI Device Number  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Page 8 of 8  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY