CLG06P070L28 [ETC]
Super Capacitors To Improve Power Performance.; 超级电容提高功率性能。
| 型号： | CLG06P070L28 |
| 厂家： | 
ETC |
| 描述： | Super Capacitors To Improve Power Performance. |
| 文件： | 总26页 (文件大小：907K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Super Capacitors To Improve Power Performance.
Low ESR
High Capacitance
Wide Range of Operating Temperatures
Wide Packaging Capability
Wide Footprint Selection
High Power
Safe
Environmentally Friendly RoHS Compliant
Table of Contents
Page
3
Part1: Data Sheet
Revision History
3
Ordering Information
Product Schematic
Line Card
4
4
5,6
Electrical Rating Table
Mechanical Dimensions
Cell Structure
7
8
9
Packing
10,11,12
Qualification Test Summary
13
14
15
16
Measuring Method of Characteristics
Typical Capacitor Characteristics
Part2: User Manual
Background
16
17
18
Electrochemical Capacitors
Cellergy’s Technology
Application Notes
19
20
21
23
Voltage Drop
EDLC and Battery Coupling
Distinct Applications for Cellergy Super Capacitors
Manual Soldering
Handling Cautions
24
26
2
Revision: 21-3-10
Subject to change without notice
Part 1: Data Sheet
Revision History
No.
Documentation Check Description of Revision
Approval
Date
1
Semion
Simma
Soldering temperature changed from
245 °C to 360 °C.
20/07/08
CLP serias are applied.
2
3
4
5
6
7
8
9
Semion
Simma
20/07/08
20/07/08
20/07/08
20/11/08
24/05/09
04/06/09
17/06/09
17/09/09
Semion
Simma
Polarity signs are applied also differ-
ent leads’ length.
Semion
Simma
CLP04P070L28 changed to
CLP04P040L28
Semion
Simma
Tolerance of ESR/Cap is added
Semion
Simma
SC weights were added
Semion
Simma
1.4V supercapacitors were added
Semion
Simma
CLG05P008L12, CLG05P016L12
were added
Semion
Simma
CLC03P012L12,CLC04P010L12 were
added
10
Semion
Simma
CLK,CLX, CLP were added, Tem-
perature Cycling test was updated
16/11/09
11
12
13
Semion
Simma
Leakage current changed for 12x12,
17x17 SC families
20/12/09
29/12/09
7/2/10
Semion
Simma
CLX04P007L12 details were changed
Semion
Simma
1) CLX04P007L12 height changed
from 2.2 mm to 2.9mm
2) Packing weight and dimensions
were added
14
Semion
Simma
1) CLG01P030L12, CLG01P060L12,
CLG01P060L17, CLG01P120L17
were added.
21/3/10
2) CLG01P150L28 and
CLG01P300L12 parameters were
changed.
3
Revision: 21-3-10
Subject to change without notice
Ordering Information
1
2
3
4
5
6
CLG
02
P
080
L
17
1_ Series Name
CLG : Standard
CLP : Low Profile
(P R E L I M I N A R Y )
CLK : Extra Capacitance (P R E L I M I N A R Y )
CLC : Low Leakage
CLX : Low ESR
(P R E L I M I N A R Y )
(P R E L I M I N A R Y )
2_ Nominal Voltage:01 (1.4V); 02 (2.1V); 03 (3.5V); 04 (4.2V); 05 (5.5V); 06 (6.3V); 09 (9V); 12 (12V)
3_ Case Types: P - Prismatic
4_ Capacitance: 080 (80 mF)
5_ Leads: L-Trough Hole, F-Flat (P R E L I M I N A R Y )
6_ Case Size: 12 (12X12.5mm), 17(17x17.5 mm), 28(28x17.5mm), 48(48X30.5mm)
Product Schematics (by Case Size)
L12
L17
L28
L48
P R E L I M I N A R Y — New prototype , not qualified yet
4
Revision: 21-3-10
Subject to change without notice
Line Card
Foot Print
P/N
V
ESR [mΩ] Cap. [mF]
L.C[µA]
Length Width [mm] Height
Pitch
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
Weight [g]
CLG03P012L12
3.5
4.2
5.5
6.3
3.5
4.2
5.5
6.3
4.2
1.4
1.4
1.4
1.4
3.5
4.2
600
720
1000
1200
300
360
500
600
300
240
120
240
120
1000
1200
12
10
8
3
3
3
3
6
6
6
6
12
3
6
3
6
1
1
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12.5
12.5
12.5
12.5
12.5
12.5
12
2.4
2.6
3.1
3.4
3.4
3.9
4.8
5.3
2.9
1.7
2.0
1.7
2.0
2.4
2.6
1.3
1.3
CLG04P010L12
CLG05P008L12
CLG06P007L12
CLG03P025L12
CLG04P020L12
CLG05P016L12
CLG06P012L12
CLX04P007L12
CLG01P030L12
CLG01P060L12
CLK01P080L12
CLK01P160L12
CLC03P012L12
CLC04P010L12
7
1.6
1.6
1.6
25
20
16
12
7
12.5
12.5
12.5
12.5
12.5
12.5
12.5
12.5
1.9
preliminary
preliminary
preliminary
preliminary
preliminary
preliminary
preliminary
30
60
80
160
12
10
CLG02P040L17
CLG03P025L17
CLG04P020L17
CLG05P015L17
CLG02P080L17
CLG03P050L17
CLG04P040L17
CLG05P030L17
2.1
3.5
4.2
5.5
2.1
3.5
4.2
5.5
180
300
360
560
90
40
25
20
15
80
50
40
30
6
6
17
17
17
17
17
17
17
17
17.5
17.5
17.5
17.5
17.5
17.5
17.5
17.5
11.0
11.0
11.0
11.0
11.0
11.0
11.0
11.0
6
6
12
12
12
12
2.5
3.4
3.9
4.8
3.2
3.3
3.3
3.4
150
180
280
preliminary
preliminary
CLG01P60L17
CLG01P120L17
1.4
1.4
120
60
60
6
17
17
17.5
17.5
1.7
2.0
11.0
11.0
120
12
5
Revision: 21-3-10
Subject to change without notice
P R E L I M I N A R Y
— New prototype , not qualified yet
Line Card
Foot Print
P/N
V
ESR [mΩ] Cap. [mF]
L.C[µA]
Length Width [mm]
Height
Pitch [mm] Weight [g]
preliminary CLP04P040L28
preliminary CLG01P150L28
4.2
1.4
150
50
40
12
10
28
28
17.5
17.5
2.0
1.7
11.0
11.0
11.0
150
preliminary CLG01P300L28
CLG03P060L28
1.4
3.5
4.2
5.5
6.3
12
25
300
60
20
10
10
10
10
10
20
28
28
28
28
28
28
28
17.5
17.5
17.5
17.5
17.5
17.5
17.5
2.0
2.4
2.6
3.1
3.4
5.4
3.4
130
150
200
230
445
65
11.0
11.0
11.0
11.0
11.0
11.0
4.3
4.5
4.8
5.3
6.4
5.3
CLG04P050L28
50
CLG05P040L28
40
CLG06P035L28
35
CLG12P015L28
15
CLG03P120L28
3.5
120
CLG04P100L28
4.2
5.5
6.3
75
100
80
20
20
20
28
28
28
17.5
17.5
17.5
3.9
4.8
5.4
11.0
11.0
11.0
5.4
5.7
6.3
CLG05P080L28
CLG06P070L28
100
115
70
CLG02P700L48
CLG03P420L48
CLG04P350L48
CLG05P280L48
CLG06P245L48
CLG09P165L48
CLG12P120L48
2.1
3.5
4.2
5.5
6.3
9
11
20
25
30
35
50
70
700
420
350
280
245
165
120
65
65
65
65
65
65
65
48
48
48
48
48
48
48
30.5
30.5
30.5
30.5
30.5
30.5
30.5
2.5
3.4
3.9
4.8
5.3
7.2
9.2
22.3
22.3
22.3
22.3
22.3
22.3
22.3
18.5
19.5
20.0
21.2
21.7
25.2
31.1
12
6
Revision: 21-3-10
Subject to change without notice
P R E L I M I N A R Y
— New prototype , not qualified yet
Electrical Rating Table
CLG Ratings
Nominal
Minimum
-20%
Maximum
+80%
Capacitance tolerance
Operating Temp.
Storage Temp.
Surge voltage
25°C
25°C
-40°C
-40°C
+70°C
+70°C
+25%
150% of nominal
@ 70°C
200% of nominal
@-20°C
ESR change with Temp.
Pulse current
No limit
7
Revision: 21-3-10
Subject to change without notice
Mechanical Dimensions
L, W, H – appear at LINE CARD (Page 5) for each Supercapacitor configuration.
Cellergy’s products typically do not have polarity as the electrodes are symmetrical.
Voltage is applied to the capacitors during Cellergy’s qualification tests and the capacitor
may be sent to the customer with residual voltages remaining after shorting the cells.
Accordingly plus / minus signs are designated in accordance with Cellergy Q&R procedures.
8
Revision: 21-3-10
Subject to change without notice
Cell Structure
Wrapping Material
Separator
Rim
Sealing Material
Leads
Stainless Steel Shell Current Collector
Activated Carbon Electrode
9
Revision: 21-3-10
Subject to change without notice
Packing (CL...12)
Weight = 33 gram
Dimension = 24.6mm x 16.8mm
Supercapacitors per tray
Part Number
196
147
98
CLG03P012L12,CLG04P010L12,CLX04P007L12
CLG06P007L12,CLG03P025L12,CLG04P020L12
CLG06P012L12
10
Revision: 21-3-10
Subject to change without notice
Packing (CL...17)
Weight = 31 gram
Dimension = 24.6mm x 16.8mm
Supercapacitors per tray
Part Number
144
108
72
CLG02P080L17
CLG03P050L17,CLG04P040L17
CLG05P030L17
11
Revision: 21-3-10
Subject to change without notice
Packing (CL...28)
Weight = 31 gram
Dimension = 24.6mm x 16.8mm
Supercapacitors per tray
Part Number
72
CLP04P040L28,CLG03P060L28,CLG04P050L28,
54
36
CLG05P040L28,CLG06P035L28,CLG03P120L28,CLG04P100L28
CLG12P015L28,CLG05P080L28,CLG06P070L28
12
Revision: 21-3-10
Subject to change without notice
Qualification Test Summary
Test
Cellergy Qualification
Limits
Charge to rated voltage for 10min. discharge at con-
stant current, C=Idt/dv
Capacitance
+80% / -20% of rated value
Leakage current
Charge to rated voltage 12 hr measure current
Within Limit
+20% / -50% of rated value
ESR
1 KHz, measure Voltage @20mV amplitude
LC <200% of initial rating
Cap ±30% of initial rating
ESR <200% of initial rating
1000 hrs at 70°C at rated voltage
Cool to RT measure: ESR,LC,C
Load Life
LC <200% of initial rating
Cap ±30% of initial rating
ESR <200% of initial rating
1000 hrs at 70°C no voltage
Cool to RT measure: ESR,LC,C
Shelf life
LC <150% of initial rating
Cap ±10% of initial rating
ESR <150% of initial rating
1000 hrs at 70°C 90-95% humidity no voltage
Cool to RT measure: ESR,LC,C
Humidity life
No change
Leg pull strength
In accordance with JIS-C5102,8.1
Apply 15% voltage above rated voltage for 10 sec
short cells 10 seconds repeat procedure 1000 times
measure ESR,LC,C
LC : <200% of initial rating
Cap : ±30% of initial rating
ESR <200% of initial rating
Surge voltage
Each cycle consist of following steps:
1) Place supercapacitor in cold chamber (–40C)
hold for 30 min
2) Transfer supercapacitor to hot chamber (+70C)
in 2 to 3 minutes.
LC : <150% of initial rating
Cap: ±10% of initial rating
ESR: <150% of initial rating
Temperature
cycling
3) Hold supercapacitor in hot chamber for 30 min
Number of cycles: 5
JIS-C5102,8.25-7 Hz displacement 25.4 mm 5 min 7-
30 Hz Constant acceleration 1.5 gr. 10 min 30-50 Hz
LC : initial rating
Cap : ±10% of initial rating
displacement 8.0 mm 5 min 50-500 Hz Constant accel- ESR : initial rating
eration 4.2 gr. 10 min sine pulse along 3 axis 300grs of
1.4mS (6 shocks)
Vibration
3/4 or more of pin should covered with new solder
temp 360°, immersion time 8+/- 0.3 sec
LC : initial rating
Cap : initial rating
ESR : initial rating
Solder ability
13
Revision: 21-3-10
Subject to change without notice
Measuring Method of Characteristics
1) Charge the capacitor at constant current to nominal voltage(V1) and hold
the nominal voltage for 10 minutes.
2) Discharge the capacitor with constant current (A) to the voltage of (V2 )
while measure discharge time (T).
3) Calculate capacitance using following formula
Capacitance
1) Measure ESR by HIOKI Model 3560 AC Low Ohmmeter
Equivalent Series
Resistance
(ESR @1Khz)
1) Apply Nominal voltage to the capacitor.
2) Measure Vr after 12±1 hours.
Leakage Current
3) Calculate current using following formula.
Supercapacitor should be shorted before each measurement as follows:
Capacitance:60 min., ESR: 15 min., LC: 12 hours
14
Revision: 21-3-10
Subject to change without notice
Typical Capacitor Characteristics
ESR vs. Temperature
Capacitance vs. Temperature
Capacitance vs. Pulse Width
15
Revision: 21-3-10
Subject to change without notice
Part 2: User Manual
1. Background
Film capacitors store charge by means of two layers of conductive film that are sepa-
rated by a dielectric material. The charge accumulates on both
conductive film layers, yet remains separated due to the dielectric between the conduc-
tive films.
Electrolytic capacitors are composed of metal to which is added a thin layer of non-
conductive metal oxide which serves as the dielectric.
These capacitors have an inherently larger capacitance than that of standard film ca-
pacitors.
In both cases the capacitance is generated by electronic charge and therefore the power
capability of these types of capacitors is relatively high while the
energy density is much lower.
The Electrochemical Double Layer Capacitor (EDLC) or Super Capacitor is a form of
hybrid between conventional capacitors and the battery.
The electrochemical capacitor is based on the double layer phenomena
occurring between a conductive solid and a solution interphase.
The capacitance, coined the "double layer capacitance", is the result of charge separa-
tion in the interphase. On the solid electrode, electronic charge is
accumulated and in the solution counter charge is accumulated in the form of ionic
charge.
The EDLC embodies high power and high energy density (Fig. 1).
Fig. 1
16
Revision: 21-3-10
Subject to change without notice
Electrochemical Capacitors
The operating principle of the super capacitor is similar to that of a battery. Pairs of
electrodes are separated by an ionic conductive, yet electrically
insulating, separator (Fig. 2). When a super capacitor is charged, electronic charge
accumulates on the electrodes (conductive carbon) and ions (from the electrolyte) of
opposite charge approach the electronic charge.
This phenomenon is coined "the double layer phenomenon".
The distance between the electronic and the ionic charges is very small, roughly 1
nanometer, yet electronic tunneling does not occur.
Between charging and discharging, ions and electrons shift locations.
In the charged state a high concentration of ions will be located along the
electronically charged carbon surface (electrodes).
As the electrons flow through an external discharge circuit, slower moving ions will
shift away from the double layer. During EDLC cycling electrons and ions constantly
move in the capacitor, yet no chemical reaction occurs.
Therefore electrochemical capacitors can undergo millions of charge and
discharge cycles. This phenomenon which occurs with carbon electrodes of very high
surface area and a three-dimensional structure, leads to incredibly high capacitance
as compared to standard capacitors.
One can envision the model of the EDLC as two capacitors formed by the solid
(carbon) liquid (electrolyte) interphase separated by a conductive ionic
membrane. An equivalent electronic model is two capacitors in a series
connection (Fig. 3) where Cdl is the capacitance of each electrode; Rp is the
parallel resistance to the electrode, Rs is the resistance of the separator.
We conclude that the energy density of electrochemical capacitors is higher than that
of electrolytic capacitors, and therefore they have applicability for systems with lower
frequency requirements.
Current Collector
Anode
Separator
Cathode
Fig. 3
Fig. 2
17
Revision: 21-3-10
Subject to change without notice
Cellergy’s Technology
By use of a unique patented production and manufacturing process,
Cellergy has developed a small footprint, low Equivalent Series Resistance
(ESR), high frequency EDLC capable of storing relatively large amounts of
energy.
The development is based on an innovative printing technology allowing the
production of EDLC’s in many different sizes with varied dimensions and
shapes.
In fact, Cellergy produces one of the smallest low ESR footprint EDLC's on
the market today.
Since the patented printing technology is based on conventional printing
techniques, the manufacturing process is simple and unique, and it is possi-
ble to manufacture large wafers of EDLC's.
The basis of the technology is a printable aqueous electrode paste based on a
high surface area carbon paste that is printed in an electrode matrix
structure on an electronically conductive film.
The electrodes are then encapsulated with a porous ionic conducting
separator and another electrode matrix is then printed on the separator.
This bipolar printing process is repeated as many times as required enabling
us to tailor our product to the specifications of the end user.
The finished wafer is then cut into individual EDLC's that are then pack-
aged.
Cellergy's EDLC's boasts low equivalent series resistance as well as a low
leakage current due to our unique encapsulation technology and electrode
composition.
Cellergy's EDLC's require no cell balancing or de-rating.
The combination of the separator and carbon paste lead to the capability of
very high power bursts within low milli-second pulse widths.
Cellergy’s technology is based on aqueous components that are all
environmentally friendly and non-toxic. Though the system is water based,
the capacitor can work at temperatures between -40°C and 70°C.
This working temperature range is achieved by the unique water based
electrolyte that impregnates the high surface carbon.
Because the chemistry of the system is based on water, the performance of
Cellergy's EDLC's is not affected by humidity.
18
Revision: 21-3-10
Subject to change without notice
Application Notes for EDLC
Cellergy's super capacitors offer high power and high energy.
This characteristic coupled with a battery offer the designer a unique
opportunity to solve power related issues.
The following table lists the characteristics of the EDLC (Table 1):
Characteristics
Working Voltage
De-rating
1-12 volts
Not required
Capacitance
Foot print
10-100's of mF
Selectable down to 17mm by 17 mm
Operating Temperatures
-40°C to +70°C
SMT
ESR
Under development.
10's-100's mΩ
Expected life
Safety
50,000 hours
Environmentally friendly materials,
No toxic fumes upon burning
10's of amps, short pulse widths
Power
Polarity
Number of cycles
No polarity
Not limited
Table 1
19
Revision: 21-3-10
Subject to change without notice
Voltage Drop
Two main factors affect the voltage drop of all capacitors including EDLC's.
The first voltage drop is defined as the Ohmic voltage drop
.
The capacitor has an internal resistance defined as ESR (Equivalent Series Re-
sistance).
As current flows through the capacitor, a voltage drop occurs that obeys Ohms
law. This voltage drop is instantaneous and will diminish the
moment that no current is drawn.
The second voltage drop (capacitance related voltage drop) is due to
capacitor discharge.
The voltage of the capacitor is directly proportional to the charge
accumulated in the capacitor. During current discharge, capacitance is
consumed (current emitting from the capacitor) thus causing a linear
voltage decrease in the capacitor. When the current is stopped, the voltage of the
capacitor indicates the charge left in the capacitor. The combination of the Oh-
mic related voltage drop and the capacitance related voltage drop determine the
actual working voltage window of an EDLC under drain conditions (Fig. 4).
V1
V2
V3
Voltage
window
t1
t2
Pulse width
Fig. 4
Ohmic voltage drop = V1-V2=Ipulse*ESR
Capacitance related voltage drop = V2-V3= Ipulse*(t2-t1)/C
Working voltage window = V1-V3= Ipulse*ESR+ Ipulse*(t2-t1)/C
*Where C is Capacitance
20
Revision: 21-3-10
Subject to change without notice
EDLC and Battery Coupling
Under drain conditions, a battery undergoes a voltage drop similarly to the
EDLC. Because of many physical and chemical constraints, the
battery often cannot supply the power required while still retaining its
open circuit voltage.
The working voltage of the battery reflects the load on the battery, thus the
larger the voltage drop of the battery the larger the load on the
battery.
Many difficulties are encountered by the designer planning the online
power demand of a system, mainly because the power of the batteries is
limited.
If the battery must supply high power at short pulse widths, the voltage
drop may be too great to supply the power and voltage required by the end
product (cutoff voltage).
The large load on the battery may decrease the useful energy stored in the
battery and even may harm the battery and shorten its work life.
This problem may be resolved by connecting the battery in parallel to an
EDLC (Fig. 5).
Fig. 5
21
Revision: 21-3-10
Subject to change without notice
EDLC and Battery Coupling (Continued)
Under conditions of high power and short duration current pulses, a volt-
age damping effect will be achieved. The voltage drop of the
battery will be decreased resulting in better energy management and
superior energy density of the battery (Fig. 6).
The power supplied will be produced by both the EDLC and the
battery, and each will supply the relative power inversely to its own ESR.
The inefficiency of batteries at lower temperatures is well known.
The capacitance of most batteries decreases with decreasing
temperatures.
This decrease is due to the slow kinetics of the chemical reaction in the
battery which increases the internal resistance of the battery.
At low temperatures, the voltage drop of the battery increases and
reduces the usefulness of the battery. This voltage drop can be
reduced greatly by coupling of the battery and the EDLC.
In conclusion, coupling the battery and EDLC results in superior power
management for many short interval and high power
applications.
Current
Pulse Width
Battery Alone
Battery +Cellergy’s Capacitor
Fig. 6
22
Revision: 21-3-10
Subject to change without notice
Distinct Applications for Cellergy's Super Capacitors
•
Extending battery lifetimes – by connecting a primary battery in
parallel to Cellergy’s capacitor, the designer can reduce the voltage drop
during a high current pulse.
•
•
Extending secondary battery operation - Reducing voltage drop at low
temperatures (-40°C).
CF, PCMCIA Cards - Cellergy's EDLC overcome the current limitation en-
countered when connecting boards in an application utilizing
ies.
batter-
•
Backup or current booster for mechanical applications such as a DC mo-
tor.
•
•
Extending the battery lifetime of digital cameras.
Rechargeable backup power source for microprocessors, static RAM's and
DAT.
•
•
AMR – Automatic Meter Readings.
GPS-GSM Modules.
23
Revision: 21-3-10
Subject to change without notice
Manual Soldering
Upon using a soldering iron, it should not touch the cell body.
Temperature of the soldering iron should be less than 360±5℃.
Soldering time for terminals should be less than 8 ± 0.3 seconds
.
24
Revision: 21-3-10
Subject to change without notice
Contact :
7 Hauman St. South Industrial Zone Migdal Haemek P.O.B 631 23105 ISRAEL
Phone:+972-4-6544300, Fax:+972-4-6542764
Handling Cautions
1) Do not apply more than rated voltage.
If you apply more than rated voltage, Cellergy electrolyte will be elec-
trolyzed and the super capacitors ESR may increase.
2) Do not use Cellergy for ripple absorption.
3) Operating temperature and life
Generally, Cellergy has a lower leakage current, longer back-up time
and longer life in the low temperature range i.e. the room temperature.
It will have a higher leakage current and a shorter life at elevated tem-
peratures.
Please design the Cellergy such that is not adjacent to heat emitting
elements.
4) Short-circuit Cellergy
You can short-circuit between terminals of Cellergy without a resistor.
However when you short-circuit frequently, please consult us.
5) Storage
In long term storage, please store Cellergy in following condition;
1) TEMP. : 15 ~ 25 °C
2) HUMIDITY: 45 ~ 75 %RH
3) NON-DUST
6) Do not disassemble Cellergy. It contains electrolyte.
7) The tips of Cellergy terminals are very sharp. Please handle with care.
8) Reflow process is not recommended for Cellergy capacitors.
Note
The Cellergy EDLC is a water based component. Extended use of the EDLC at elevated
temperatures may cause evaporation of water leading to ESR increase.
26
Revision: 21-3-10
Subject to change without notice
相关型号：
CLH-102-D-TE
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket,
SAMTEC
CLH-102-F-D-BE-K
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket,
SAMTEC
CLH-102-F-D-BE-P
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket,
SAMTEC
CLH-102-F-D-BE-TR
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket,
SAMTEC
CLH-102-F-D-DV-TR
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, 0.1 inch Pitch, Surface Mount Terminal, Black Insulator, Socket,
SAMTEC
CLH-102-F-D-TE
Board Connector, 4 Contact(s), 2 Row(s), Female, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Socket,
SAMTEC
©2020 ICPDF网 联系我们和版权申明