首页 |元器件品牌

54F273FMQB [ETC]

FLIP-FLOP|OCTAL|D TYPE|F-TTL|FP|20PIN|CERAMIC ; 触发器|八路| D型| F - TTL | FP | 20PIN |陶瓷\n
54F273FMQB
型号： 54F273FMQB
厂家： ETC    ETC
描述：

FLIP-FLOP|OCTAL|D TYPE|F-TTL|FP|20PIN|CERAMIC
触发器|八路| D型| F - TTL | FP | 20PIN |陶瓷\n

触发器 逻辑集成电路
文件： 总6页 (文件大小：19K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
MILITARY DATA SHEET  
Original Creation Date: 05/30/96  
Last Update Date: 07/30/96  
MN54F273-X REV 1A0  
Last Major Revision Date: 05/30/96  
OCTAL D FLIP-FLOP  
General Description  
The F273 has eight edge-triggered D-type Flip-flops with individual D inputs and Q  
outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset  
(clear) all flip-flops simultaneously.  
The register is fully edge-triggered. The state of each D input one setup time before the  
LOW-to HIGH clock transition, is transferred to the corresponding flip-flop's Q output.  
All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage  
level on the MR input. The device is useful for applications where the true output only  
is required, and the Clock and Master Reset are common to all storage elements.  
Industry Part Number  
NS Part Numbers  
54F273  
54F273DMQB  
54F273FMQB  
54F273LMQB  
Prime Die  
M273  
Processing  
Subgrp Description  
Temp (oC)  
MIL-STD-883, Method 5004  
1
Static tests at  
+25  
2
Static tests at  
+125  
-55  
3
Static tests at  
4
Dynamic tests at  
Dynamic tests at  
Dynamic tests at  
Functional tests at  
Functional tests at  
Functional tests at  
Switching tests at  
Switching tests at  
Switching tests at  
+25  
Quality Conformance Inspection  
5
+125  
-55  
6
MIL-STD-883, Method 5005  
7
+25  
8A  
8B  
9
+125  
-55  
+25  
10  
11  
+125  
-55  
1
MILITARY DATA SHEET  
MN54F273-X REV 1A0  
Features  
- Ideal buffer for MOS microprocessor or memory  
- Eight edge-triggered D flip-flops  
- Buffered common clock  
- Buffered, asynchronous Master Reset  
- See F377 for clock enable version  
- See F373 for transparent latch version  
- See F374 for TRI-STSTE version  
- Guaranteed 4000V minimum ESD protection  
2
MILITARY DATA SHEET  
MN54F273-X REV 1A0  
(Absolute Maximum Ratings)  
(Note 1)  
Storage Temperature  
-65 C to +150 C  
Ambient Temperature under Bias  
Junction Temperature under Bias  
Vcc Pin Potential to Ground Pin  
-55 C to +125 C  
-55 C to +175 C  
-0.5V to +7.0V  
Input Voltage  
(Note 2)  
-0.5V to +7.0V  
-30mA to +5.0mA  
Input Current  
(Note 2)  
Voltage Applied to Output in HIGH State (with Vcc=0V)  
Standard Output  
-0.5V to Vcc  
-0.5V to +5.5V  
TRI-STATE Output  
Current Applied to Output in LOW State (Max)  
twice the rated Iol(mA)  
4000V  
ESD Last Passing Voltage (Min)  
Note 1: Absolute Maximum ratings are those values beyond which the device may be damaged or  
have its useful life impaired. Functional operation under these conditions is not  
implied.  
Note 2: Either voltage limit or current limit is sufficient to protect inputs.  
Recommended Operating Conditions  
Free Air Ambient Temperature  
Commercial  
Military  
0 C to +70 C  
-55 C to +125 C  
Supply Voltage  
Military  
+4.5V to +5.5V  
+4.5V to +5.5V  
Commercial  
3
MILITARY DATA SHEET  
MN54F273-X REV 1A0  
Electrical Characteristics  
DC PARAMETERS  
(The following conditions apply to all the following parameters, unless otherwise specified.)  
DC: VCC 4.5V to 5.5V, Temp range: -55C to 125C  
PIN-  
SUB-  
SYMBOL  
IIH  
PARAMETER  
CONDITIONS  
NOTES  
MIN  
MAX UNIT  
NAME  
GROUPS  
Input High  
Current  
VCC=5.5V, VM=2.7V, VINH=5.5V  
1, 3 INPUTS  
1, 3 INPUTS  
1, 3 INPUTS  
1, 3 OUTPUTS  
20  
uA  
uA  
mA  
V
1, 2,  
3
IBVI  
IIL  
Input High  
Current  
VCC=5.5V, VM=7.0V, VINH=5.5V  
100  
1, 2,  
3
Input LOW Current VCC=5.5V, VM=0.5V, VINH=5.5V  
-0.6  
0.5  
1, 2,  
3
VOL  
Output LOW  
Voltage  
VCC=4.5V, VIL=0.8V, IOL=20mA,  
VINH=5.5V  
1, 2,  
3
VOH  
Output HIGH  
Voltage  
VCC=4.5V, VIH=2.0V, IOH=-1.0mA,  
VINH=5.5V, VINL=0.0V  
1, 3 OUTPUTS 2.5  
1, 3 OUTPUTS -60  
1, 3 INPUTS  
1, 3 VCC  
V
1, 2,  
3
IOS  
Short Circuit  
Current  
VCC=5.5V, VINH=5.5V, VINL=0.0V,  
VM=0.0V  
-150  
-1.2  
44  
mA  
V
1, 2,  
3
VCD  
Input Clamp Diode VCC=4.5V, IM=-18mA, VINH=5.5V  
Voltage  
1, 2,  
3
ICCH  
ICCL  
ICEX  
Supply Current  
VCC=5.5V, VINH=5.5V, VINL=0.0V  
mA  
mA  
uA  
1, 2,  
3
Supply Current  
VCC=5.5V, VINH=5.5V, VINL=0.0V  
1, 3 VCC  
56  
1, 2,  
3
Output HIGH  
Leakage Current  
VCC=5.5V, VINH=5.5V, VINL=0.0V,  
VM=5.5V  
1, 3 OUTPUTS  
250  
1, 2,  
3
4
MILITARY DATA SHEET  
MN54F273-X REV 1A0  
Electrical Characteristics  
AC PARAMETERS  
(The following conditions apply to all the following parameters, unless otherwise specified.)  
AC: CL=50pf, RL=500 OHMS, TR=2.5ns, TF=2.5ns SEE AC FIGS  
PIN-  
NAME  
SUB-  
SYMBOL  
PARAMETER  
CONDITIONS  
NOTES  
MIN  
3.0  
MAX UNIT  
GROUPS  
tpLH(1)  
Propagation Delay VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
2, 4 CP to  
Qn  
7.0  
ns  
ns  
ns  
ns  
9
2, 4 CP to  
Qn  
2.5  
4.0  
3.0  
9.5  
10, 11  
9
tpHL(1)  
Propagation Delay VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
2, 4 CP to  
Qn  
9.0  
2, 4 CP to  
Qn  
11.0  
10, 11  
tpHL(2)  
ts(H)  
Propagation Delay VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
2, 4 MR to Q 4.5  
2, 4 MR to Q 3.0  
9.5  
ns  
ns  
ns  
9
11.0  
10, 11  
9
Setup Time Delay VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
5
5
5
5
5
5
5
Dn to  
CP  
3.0  
3.5  
3.5  
4.0  
0.5  
1.0  
1.0  
Dn to  
CP  
ns  
ns  
ns  
ns  
ns  
ns  
10, 11  
9
ts(L)  
th(H)  
Setup Time Delay VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
Dn to  
CP  
Dn to  
CP  
10, 11  
9
Hold Time  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
Dn to  
CP  
Dn to  
CP  
10, 11  
th(L)  
Hold Time  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
Dn to  
CP  
9, 10,  
11  
tw(L/H)  
Pulse Width  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
5
5
5
CP  
CP  
MR  
4.0  
5.0  
4.0  
ns  
ns  
ns  
9
10, 11  
tw(L)  
tREC  
Pulse Width  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
9, 10,  
11  
Recovery Time  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
5
5
MR to  
CP  
3.5  
4.5  
ns  
ns  
9
MR to  
CP  
10, 11  
fMAX  
Maximum Clock  
Frequency  
VCC=5.0V @25C, VCC=4.5V & 5.5V  
@-55/125C  
5
5
CP  
CP  
100  
95  
MHz 9  
MHz 10, 11  
Note 1: Screen tested 100% on each device at +25C, +125C & -55C temperature, subgroups A1, 2,  
3, 7 & 8.  
Note 2: Screen tested 100% on each device at +25C temperature only, subgroup A9.  
Note 3: Sample tested (Method 5005, Table 1) on each MFG. lot at +25C, +125C & -55C  
temperature, subgroups A1, 2, 3, 7 & 8.  
Note 4: Sample tested (Method 5005, Table 1) on each MFG. lot at +25C subgroup A9, and  
periodically at +125C & -55C temperature, subgroups 10 & 11.  
5
MILITARY DATA SHEET  
MN54F273-X REV 1A0  
(Continued)  
Note 5: GUARANTEED BUT NOT TESTED. (Design Characterization Data)  
6

相关型号：

54F273L1M

 D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, CQCC20, CERAMIC, LCC-20
FAIRCHILD

54F273LM

 Octal D Flip-Flop
NSC

54F273LMB

 D FLIP-FLOP
TI

54F273LMQB

 Octal D-Type Flip-Flop
ETC

54F273SDMQB

 D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, CDIP20, SLIM, CERAMIC, DIP-20
FAIRCHILD

54F27C

 NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERDIP-14
MOTOROLA

54F27D

 F/FAST SERIES, TRIPLE 3-INPUT NOR GATE, CDFP14, CERAMIC, FP-14
MOTOROLA

54F27DM

 Triple 3-input NOR Gate
ETC

54F27DMQB

 IC,LOGIC GATE,3 3-INPUT NOR,F-TTL,DIP,14PIN,CERAMIC
TI

54F27FM

 Triple 3-input NOR Gate
ETC

54F27FMQB

 IC,LOGIC GATE,3 3-INPUT NOR,F-TTL,FP,14PIN,CERAMIC
TI

54F27LM

 Triple 3-input NOR Gate
ETC
©2020 ICPDF网 联系我们和版权申明