AP393SG-13_技术文档

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

General Description

Features

The AP393 consists of two independent precision voltage

comparators with an offset voltage specification as low as 2.0mV

max for two comparators which were designed specifically to

operate from a single power supply over a wide range of voltages.

Operation from split power supplies is also possible and the low

power supply current drain is independent of the magnitude of

the power supply voltage. These comparators also have a unique

characteristic in that the input common-mode voltage range

includes ground, even though operated from a single power

supply voltage.

•

Wide supply

Voltage range: 2.0V to 36V

Single or dual supplies: ±1.0V to ±18V

Very low supply current drain (0.4mA) – independent of

supply voltage

Low input biasing current: 25nA

Low input offset current: ±5nA

Maximum offset voltage: ±3mV

•

Input common-mode voltage range includes ground

Differential input voltage range equal to the power

supply voltage

Application areas include limit comparators, simple analog to

digital converters; pulse, squarewave and time delay generators;

wide range VCO; MOS clock timers; multivibrators and high

voltage digital logic gates. The AP393 is designed to directly

interface with TTL and CMOS. When operated from both plus

and minus power supplies, the AP393 will directly interface with

MOS logic where their low power drain is a distinct advantage

over standard comparators.

•

Low output saturation voltage: 250mV at 4mA

Output voltage compatible with TTL, DTL, ECL, MOS

and CMOS logic systems

SOP-8L, PDIP-8L package

SOP-8L: Available in “Green” Molding Compound (No

Br, Sb) (Note 1)

•

Lead Free Finish/RoHS Compliant for Lead Free and

“Green” Products (Note 2)

Applications

•

High precision comparators

Reduced V_OSdrift over temperature

Eliminates need for dual supplies

Allows sensing near ground

Compatible with all forms of logic

Power drain suitable for battery operation

Ordering Information

A P 3 9 3 X X

X

Package

Packing

Lead Free

: SOP - 8 L

Blank : Standard

-U : Tube

S

L

Lead

-13 : Taping

:

Free

N : PDIP -8L

G : Green

Note:

1. SOP-8L is “Green” product only.

2. RoHS revision 13.2.2003. Glass and High Temperature Solder Exemptions Applied, see EU Directive Annex Notes 5 and 7.

Tube

Quantity Part Number

Suffix

13” Tape and Reel

Package

Code

Device

Packaging

Quantity

Part Number

Suffix

100

2500/Tape & Reel

NA

-13

S

N

SOP-8L

PDIP-8L

- U

AP393S

AP393N

60

NA

- U

Lead-free

Note:

3. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at

http://www.diodes.com/datasheets/ap02001.pdf.

AP393 Rev. 3

1 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Pin Assignments

(Top View)

1

2

3

4

8

7

6

5

V⁺

OUTPUT 1

OUTPUT 2

INVERTING INPUT 1

NON-INVERTING INPUT 1

GND

AP393

INVERTING INPUT 2

NON-INVERTING INPUT 2

SOP-8L

(Top View)

1

8

7

6

5

V⁺

OUTPUT 1

INVERTING INPUT 1

NON-INVERTING INPUT 1

GND

OUTPUT 2

2

3

4

AP393

INVERTING INPUT 2

NON-INVERTING INPUT 2

PDIP -8L

Pin Descriptions

Pin Name

Pin No.

Description

OUTPUT 1

1

Channel 1 Output

INVERTING INPUT 1

2

3

Channel 1 Negative Input

Channel 1 Positive Input

NON-INVERTING INPUT 1

GND

4

5

6

Ground

NON-INVERTING INPUT 2

INVERTING INPUT 2

Channel 2 Positive Input

Channel 2 Negative Input

OUTPUT 2

V⁺

7

8

Channel 2 Output

V_CC

AP393 Rev. 3

2 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Block Diagram

1

2

3

4

8

7

+

OUTPUT 1

V

OUTPUT 2

INVERTING INPUT 1

NON-INVERTING INPUT 1

GND

A

B

-

+

-

6

5

INVERTING INPUT 2

NON-INVERTING INPUT 2

V⁺

3.5µA

100µA

3.5µA

100µA

Q2

Q3

+INPUT

-INPUT

Q1

Q4

OUTPUT

Q5

Q6

Q8

Q7

AP393 Rev. 3

3 of 15

www.diodes.com

FEBRUARY 2007

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Absolute Maximum Ratings ( Note 13 )

Symbol

V_CC

Parameter

Rating

36

Unit

V

Supply Voltage

V_IN

I_CC

Differential Input Voltage (Note 11)

Input Voltage

Input Current (V_IN-0.3V) (Note 6)

36

V

mA

-0.3 to +36

50

PDIP-8L

SOP-8L

780

510

P_D

Power Dissipation (Note 4)

mW

Output Short-Circuit to Ground (Note 5)

Operating Junction Temperature Range

Storage Temperature Range

Continuous

0 to +70

-65 to +150

T_OP

T_ST

^oC

Electrical Characteristics ( V_CC= 5V, T_A= 25^oC, unless otherwise stated )

Symbol

Parameter

Conditions

(Note 12)

I_IN(+) or I_IN(-) with Output In

Linear Range, V_CM= 0V

(Note 8)

Min.

-

Typ. Max. Unit

V_OFFSETInput Offset Voltage

I_BIASInput Bias Current

I_OFFSETInput Offset Current

1.0

5.0

mV

-

25

250

nA

I_IN(+) - I_IN(-) V_CM= 0V

-

0

-

5.0

-

0.4

1

50

V⁺-1.5

1

nA

V

Input Common Mode Voltage Range V⁺= 30V (Note 9)

V⁺= 5V

I_CC

Supply Current

Voltage Gain

R_L= ∞

mA

V⁺= 36V

-

2.5

R_L> 15kΩ, V⁺= 15V

V_O= 1V to 11V

50

200

-

V/mV

V_IN= TTL Logic Swing,

V_REF= 1.4V, V_RL= 5V,

R_L= 5.1kΩ

V_RL= 5V, R_L= 5.1kΩ (Note 10)

V_IN(-) = 1V, V_IN(+) = 0,

V_O< 1.5V

Large Signal Response Time

Response Time

-

300

-

ns

-

1.3

16

-

µs

I_O(Sink)Output Sink Current

6.0

mA

V_IN(-) = 1V, V_IN(+) = 0,

V_SATSaturation Voltage

-

250

0.1

400

-

mV

nA

I_SINK< 4mA

I_O(Leak)Output Leakage Current

V_IN(-) = 0, V_IN(+) = 1V, V_O= 5V

AP393 Rev. 3

4 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Electrical Characteristics ( V_CC= 5V ) ( Note 7 )

Symbol

V_OFFSETInput Offset Voltage

I_OFFSETInput Offset Current

Parameter

Conditions

(Note 12)

I_IN(+) -I_IN(-), V_CM= 0V

I_IN(+) or I_IN(-) with Output In

Linear Range, V_CM= 0V

(Note 8)

Min.

-

Typ. Max. Unit

-

9

150

mV

nA

I_BIASInput Bias Current

-

400

nA

Input Common Mode Voltage Range V⁺=30V (Note 9)

0

-

V⁺-2.0

700

V

V_IN(-) = 1V, V_IN(+) = 0, I_SINK

4mA

<

V_SATSaturation Voltage

I_O(Leak)Output Leakage Current

Differential Input Voltage

mV

V_IN(-) = 0, V_IN(+) = 1V,

V_O= 30V

-

1.0

36

µA

V

Keep All V_IN’s > 0V (or V^-, if

Used), (Note 11)

Note:

4. For operating at high temperatures, the AP393 must be derated based on a 125°C maximum junction temperature and a

thermal resistance of 170°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient.

The low bias dissipation and the “ON-OFF” characteristic of the outputs keeps the chip dissipation very small (P_D<100mW), provided the

output transistors are allowed to saturate.

5. Short circuits from the output to V⁺can cause excessive heating and eventual destruction. When considering short circuits to

ground, the maximum output current is approximately 20mA independent of the magnitude of V⁺.

6. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base

junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this

diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output

voltages of the comparators to go to the V⁺voltage level (or to ground for a large overdrive) for the time duration that an input

is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative,

again returns to a value greater than -0.3V.

7. The AP393 temperature specifications are limited to 0°C < T_OP< +70°C.

8. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent

of the state of the output so no loading change exists on the reference or input lines.

9. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The

upper end of the common-mode voltage range is V⁺-1.5V at 25°C, but either or both inputs can go to 36V without damage,

independent of the magnitude of V⁺.

10. The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be

obtained, see typical performance characteristics section.

11. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the

common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than

-0.3V (or 0.3V below the magnitude of the negative power supply, if used).

12. At output switch point, V_O~ 1.4V, R_S=0Ω with V⁺from 5V to 30V; and over the full input common-mode range (0V to V⁺-1.5V),

at 25°C.

13. Refer to RETS193AX for AP393 military specifications.

AP393 Rev. 3

5 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Application Information

The AP393 is high gain, wide bandwidth devices, like most comparators, can easily oscillate if the output lead is inadvertently

allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the

comparator change states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it

reduces stray input-output coupling. Reducing the input resistors to < 10kΩ reduces the feedback signal levels and finally, adding even a

small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are

not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition

intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All input pins of any unused comparators should be tied to the negative supply.

The bias network of the AP393 establishes a drain current independent of the magnitude of the power supply voltage over the

range of from 2.0 V_DCto 30 V_DC. It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V+ without damaging the device (Note 8). Protection should be provided to

prevent the input voltages from going negative more than -0.3 V_DC(at 25°C). An input clamp diode can be used as shown in the

applications section.

The output of the AP393 is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied

together to provide an output OR’ing function. An output pull-up resistor can be connected to any available power supply voltage within

the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage applied to the V⁺

terminal of the AP393 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used).

The amount of current the output device can sink is limited by the drive available (which is independent of V⁺) and the β of this device.

When the maximum current limit is reached (approximately 16mA), the output transistor will come out of saturation and the output voltage

will rise very rapidly. The output saturation voltage is limited by the approximately 60Ω r_SATof the output transistor. The low offset voltage

of the output transistor (1.0 mV) allows the output to clamp essentially to ground level for small load currents.

Typical Circuit ( V_CC= 5.0V_DC

)

+5.0V_DC

V⁺

3.0K

V_O

+V_IN

+

100K

+

AP393

-

+V_REF

-

1/4 MM54CXX

Basic Comparator

Driving CMOS

V⁺

+5V_DC

4.3K

100K

V⁺

0

75 pF

100K

-

10K

1:100kHz

+

V_O

1/2 AP393

AP393

+

1/4 DM54XX

-

100K

V⁺

100K

Squarewave Oscillator

Driving TTL

AP393 Rev. 3

6 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Typical Circuit ( Continued ) ( V_CC= 5.0V_DC

)

V⁺

15K

V⁺

R1

1M

D1

*

1N914

200K

2.0K

100K

R2

D2

100K 1N914

V⁺

0

-V⁺

0

-

80 pF

1M

6µs

60µs

t_Ot₁

0.1µF

-

t₂

V_O

1/2 AP393

V_O

1/2 AP393

+

+15V_DC

1M

200K

CRYSTAL

f=100KHz

1M

*For large ratios of R1/R2, D1 can

be omitted

Pulse Generator

Crystal Controlled Oscillator

V⁺

100K

500pF

1/2 AP393

-

3.0K

5.1K

3.0K

10

+

+V_C

0.1µF

0.01µF

OUTPUT1

FREQUENCY

CONTROL

VOLTAGE

INPUT

+

1/2 AP393

V⁺/2

-

20K

50K

20K

OUTPUT2

V⁺/2

-

1/2 AP393

+

Two-Decade High Frequency VCO

V*=+30V_DC

+250mV_DC< V_C< +50V_DC

700Hz < f_O< 100KHz

V⁺

3K

-

+V_REF

3.0K

V_O

+V_IN

+

1/2 AP393

V_O

1/2 AP393

10K

+

+V_IN

-

+V_REF

10M

Non-Inverting Comparator with

Hysteresis

Basic Comparator

AP393 Rev. 3

7 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Typical Circuit ( Continued ) ( V_CC= 5.0V_DC

)

V⁺

3K

6.2K

+V_IN

-

V_O

1/2 AP393

1M

V⁺

STROBE

INPUT

+

*

1M

* OR LOGIC GATE WITHOUT PULL-UP

RESISTOR

Inverting Comparator with

Output Strobing

Hysteresis

V⁺

200K

3K

39K

3K

+0.075V

-

+0.375V

-

1K

100K

f

1/2 AP393

100K

f

1/2 AP393

A

B

C

A

B

C

100K

+

1K

V⁺

0

"0" "1"

V⁺

0

"0" "1"

Or Gate

AND Gate

V⁺

V⁺(12V_DC

)

2R_S

R4

3K

100K

+V_{REF HI}

+

10K

D1

-

100K

1/2 AP393

V_OUT

LAMP

1/2 AP393

-

12 ESB

V⁺

0

"0" "1"

+

R_S

A

D2

D3

+V_IN

B

C

D

+

D4

2N2222

1/2 AP393

2R_S

-

ALL DIODES 1N914

+V_{REF LOW}

Limit Comparator

Large Fan-in AND Gate

AP393 Rev. 3

8 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Typical Circuit ( Continued ) ( V_CC= 5.0V_DC

)

V⁺

+

3.0K

V_O

1/2 AP393

2N2222

-

100K

+V_IN1

-V_IN2

-

5.1K

1/2 AP393

+

1/2 AP393

-

Comparing Input Voltages of

Opposite Polarity

ORing the Outputs

V⁺

+

0

100K

5.1K 5.1K

100K

-

5.1K

V_O

t₀

1M

10K

100pF

V_IN

-

1N914

1M

1N914

1/2 AP393

V_O

+

V⁺

20M

1ms

PW

t₀

0.001µF

1N914

0

t₁

1M

10K

Zero Crossing Detector

(Single Power Supply)

One-Shot Multivibrator

V⁺

15K

51K

100K

V⁺

0

S

+15V

S

+

0

R

V⁺

0

1/2 AP393

V_O

100K

-

R

Bi-Stable Multivibrator

AP393 Rev. 3

9 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Typical Circuit ( Continued ) ( V_CC= 5.0V_DC

)

V⁺

1M

15K

10M

560K

-

100K

-

+V_IN

V⁺

0

40µs

100K

1/2 AP393

t₀

t₁

+4V

1µs

0

+

1/2 AP393

100pF

V_O

+

10M

240K

62K

One-Shot Multivibrator with Input Lock Out

V⁺

3.0K

10M

10K

15K

200K

10K

+

V⁺

0

V_O3

1/2 AP393

V⁺

V₃

-

t₀

t₃

3.0K

10M

51K

10K

-

V⁺

0

V_C1

C1

0.001µF

10K

+

1/2 AP393

t₀

t₄

V⁺

0

+V_IN

1/2 AP393

V_O2

+

V⁺

V₂

INPUT GATING SIGNAL

t₀t₂

-

3.0K

10M

51K

10K

V⁺

0

V⁺

V₃

+

t₀t₁

V₂

V₁

1/2 AP393

V_C1

V_O1

V₁

-

0

t₀t₁t₂t₃t₄

t

51K

Time Delay Generator

AP393 Rev. 3

10 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Split-Supply Applications ( V⁺= +15V_DCand V^-= -15 V_DC

)

V⁺

51K

+

2K 3.9K

10K

51K

2.4K

-

φ

A

B

1/2 AP393

+

1/2 AP393

8.2K

2K

-

+

5.1K

1/2 AP393

-

50pF

6.8K

V^-

MOS Clock Driver

V⁺

+

5.1K

V_O

5.1K

V_O

+

V_IN

+

V_IN

1/2 AP393

-5 V_DC

-

V^-

V

Comparator With a

Negative Reference

Zero Crossing Detector

AP393 Rev. 3

11 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Typical Characteristics

Supply Current

Input Current

Response Time for Various Input

Overdrives—Negative Transition

Response Time for Various Input

Overdrives—Positive Transition

Output Saturation Voltage

AP393 Rev. 3

12 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Marking Information

(1) SOP-8L

(Top view)

Logo

Internal Code

Blank : Standard

L : Lead-Free

G : Green

AP393

YY W

Part Number

W

XX

WW: Xth week:01~52

: " 01 " = 2001

YY: Year

02 " = 2002

SOP - 8 L

(2) PDIP-8L

(Top view)

Logo

Internal Code

Blank : Standard

L : Lead Free

AP393

Part Number

YY W

W

XX

WW: Xth week:01~52

: " 01 " = 2001

YY: Year

02 " = 2002

AP393 Rev. 3

13 of 15

www.diodes.com

FEBRUARY 2007

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

Package Information

(1) SOP-8L (JEDEC Small Outline Package)

Gauge Plane

Seating Plane

0.38/1.27

Detail "A"

7°~9°

0.35max.

45°

Detail "A"

0.3/0.5

1.27typ

3.70/4.10

4.80/5.30

(2) PDIP-8L

AP393 Rev. 3

14 of 15

FEBRUARY 2007

www.diodes.com

AP393

LOW POWER LOW OFFSET VOLTAGE DUAL

COMPARATORS

IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further

notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither

does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will

agreeto hold DiodesIncorporatedand all the companieswhose productsare represented onour website, harmlessagainst all damages.

LIFE SUPPORT

Diodes Incorporated productsare notauthorizedfor use ascriticalcomponentsin lifesupportdevices or systemswithout theexpressed written approval ofthe

PresidentofDiodesIncorporated.

AP393 Rev. 3

15 of 15

FEBRUARY 2007

www.diodes.com


型号：	AP393SG-13
厂家：	DIODES INCORPORATED
描述：	LOW POWER LOW OFFSET VOLTAGE DUAL COMPARATORS 低功耗低失调电压双比较器比较器放大器放大器电路光电二极管 PC
文件：	总15页 (文件大小：284K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

AP393SG-13 [DIODES]

相关型号：

AP393SG-U

AP393SL-13

AP393SL-U

AP393SM

AP393SM-13

AP393SM-7

AP393SMG

AP393SMG-13

AP393SMG-7

AP393_10

AP3968

AP3968M-G1