PDU53-1200MC3 [DATADELAY]
3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53); 3位, ECL -接口可编程延迟线(系列PDU53 )型号: | PDU53-1200MC3 |
厂家: | DATA DELAY DEVICES, INC. |
描述: | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
文件: | 总4页 (文件大小:251K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
PDU53
3-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU53)
FEATURES
PACKAGES
N/C
16
15
14
13
12
11
10
9
IN
A2
A1
VEE
A0
N/C
N/C
N/C
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IN
N/C
N/C
•
•
•
•
•
Digitally programmable in 8 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 100K-ECL interfaced & buffered
Available in 16-pin DIP (600 mil) socket or SMD
A2
N/C
GND
OUT
N/C
N/C
N/C
A1
GND
OUT
N/C
VEE
A0
N/C
N/C
N/C
N/C
N/C
N/C
N/C
PDU53-xx DIP
PDU53-xxC3 SMD
PDU53-xxM Military DIP PDU53-xxMC3 Mil SMD
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The PDU53-series device is a 3-bit digitally programmable delay line. The
delay, TDA, from the input pin (IN) to the output pin (OUT) depends on the
address code (A2-A0) according to the following formula:
IN
Signal Input
OUT Signal Output
A2
A1
A0
Address Bit 2
Address Bit 1
Address Bit 0
TDA = TD0 + TINC * A
VEE -5 Volts
GND Ground
where A is the address code, TINC is the incremental delay of the device,
and TD0 is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 100ps through 3000ps, inclusively. The
address is not latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
DASH NUMBER SPECIFICATIONS
•
Total programmed delay tolerance: 5% or 40ps,
Part
Incremental Delay
Per Step (ps)
100 ± 50
Total Delay
Change (ns)
0.70
whichever is greater
Number
PDU53-100
PDU53-200
PDU53-250
PDU53-400
PDU53-500
PDU53-750
PDU53-1000
PDU53-1200
PDU53-1500
PDU53-2000
PDU53-2500
PDU53-3000
•
•
•
•
•
•
•
Inherent delay (TD0): 2.2ns typical
Address to input setup (TAIS): 2.9ns
Operating temperature: 0° to 85° C
Temperature coefficient: 100PPM/°C (excludes TD0)
Supply voltage VEE: -5VDC ± 0.7V
Power Supply Current: -150ma typical (50Ω to -2V)
Minimum pulse width: 3ns or 15% of total delay,
whichever is greater
1.40
200 ± 60
1.75
250 ± 60
2.80
400 ± 80
3.50
500 ± 100
750 ± 100
5.25
7.00
1000 ± 200
1200 ± 200
1500 ± 200
2000 ± 400
2500 ± 400
3000 ± 500
8.40
10.50
14.00
17.50
21.00
•
Minimum period: 8ns or 2 x pulse width, whichever
is greater
A2-A0
A i-1
Ai
NOTE: Any dash number between 100 and 3000
not shown is also available.
PWIN
TOAX
TAIS
IN
TDA
PWOUT
OUT
Figure 1: Timing Diagram
1997 Data Delay Devices
Doc #98003
3/18/98
DATA DELAY DEVICES, INC.
1
3 Mt. Prospect Ave. Clifton, NJ 07013
PDU53
APPLICATION NOTES
conditions are those for which the delay
ADDRESS UPDATE
tolerance specifications and monotonicity are
guaranteed. The suggested conditions are
those for which signals will propagate through the
unit without significant distortion. The absolute
conditions are those for which the unit will
produce some type of output for a given input.
The PDU53 is a memory device. As such,
special precautions must be taken when
changing the delay address in order to prevent
spurious output signals. The timing restrictions
are shown in Figure 1.
When operating the unit between the
After the last signal edge to be delayed has
appeared on the OUT pin, a minimum time, TOAX
is required before the address lines can change.
This time is given by the following relation:
recommended and absolute conditions, the
delays may deviate from their values at low
frequency. However, these deviations will
remain constant from pulse to pulse if the input
pulse width and period remain fixed. In other
words, the delay of the unit exhibits frequency
and pulse width dependence when operated
beyond the recommended conditions. Please
consult the technical staff at Data Delay Devices
if your application has specific high-frequency
requirements.
,
TOAX = max { (Ai - A i-1) * TINC , 0 }
where A i-1 and Ai are the old and new address
codes, respectively. Violation of this constraint
may, depending on the history of the input signal,
cause spurious signals to appear on the OUT
pin. The possibility of spurious signals persists
until the required TOAX has elapsed.
Please note that the increment tolerances listed
represent a design goal. Although most delay
increments will fall within tolerance, they are not
guaranteed throughout the address range of the
unit. Monotonicity is, however, guaranteed over
all addresses.
INPUT RESTRICTIONS
There are three types of restrictions on input
pulse width and period listed in the AC
Characteristics table. The recommended
PACKAGE DIMENSIONS
16 15 14 13 12 11 10
9
.600
±.00
.580
MAX.
.010
±.002
1
2
3
4
5
6
7
8
.870±.010
Lead Material:
Nickel-Iron alloy 42
TIN PLATE
.380
MAX.
.015 TYP.
.070 MAX.
.018
TYP.
.700±.010
7 Equal spaces
each .100±.010
Non-Accumulative
PDU53-xx (Commercial DIP)
PDU53-xxM (Military DIP)
Doc #98003
3/18/98
DATA DELAY DEVICES, INC.
2
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
PDU53
PACKAGE DIMENSIONS (cont’d)
.020 TYP.
.040
.010±.002
TYP.
16 15 14 13 12 11 10
9
.882
.710 .590
MAX.
±.00
±.00
.007
±.00
1
2
3
4
5
6
7
8
.090
.100
.380
.050
±.01
MAX.
.700
.880±.020
PDU53-xxC3 (Commercial SMD)
PDU53-xxMC3 (Military SMD)
DEVICE SPECIFICATIONS
TABLE 1: AC CHARACTERISTICS
PARAMETER
Total Programmable Delay
Inherent Delay
SYMBOL
TDT
MIN
TYP
UNITS
TINC
ns
7
TD0
2.2
Address to Input Setup Time
Output to Address Change
TAIS
TOAX
2.9
See Text
30
ns
Absolute
PERIN
PERIN
PERIN
PWIN
PWIN
PWIN
% of TDT
% of TDT
% of TDT
% of TDT
% of TDT
% of TDT
Input Period
Suggested
Recommended
Absolute
50
200
15
Input Pulse Width
Suggested
25
Recommended
100
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Storage Temperature
Lead Temperature
SYMBOL
VEE
MIN
-7.0
VEE - 0.3
-65
MAX
0.3
UNITS NOTES
V
V
C
C
VIN
0.3
TSTRG
TLEAD
150
300
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(0C to 85C)
PARAMETER
SYMBOL
MIN
MAX
UNITS
NOTES
High Level Output Voltage
Low Level Output Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
VOH
VOL
VIH
VIL
IIH
-1.025 -0.880
-1.810 -1.620
-1.165 -0.880
-1.810 -1.475
340
V
V
VIH = MAX,50Ω to -2V
VIL = MIN, 50Ω to -2V
V
V
µA
µA
VIH = MAX
VIL = MIN
IIL
0.5
Doc #98003
3/18/98
DATA DELAY DEVICES, INC.
3
3 Mt. Prospect Ave. Clifton, NJ 07013
PDU53
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
OUTPUT:
Ambient Temperature: 25oC ± 3oC
Supply Voltage (Vcc): -4.5V ± 0.1V
Load:
50Ω to -2V
5pf ± 10%
Cload
:
Input Pulse:
Standard 100K ECL
Threshold: (VOH + VOL) / 2
levels
50Ω Max.
(Rising & Falling)
Source Impedance:
Rise/Fall Time:
1.0 ns Max. (measured
between 20% and 80%)
PWIN = 10ns
Pulse Width:
Period:
PERIN = 100ns
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.
REF
PULSE
OUT
IN
OUT
IN
DEVICE UNDER
TEST (DUT)
OSCILLOSCOPE
GENERATOR
TRIG
TRIG
ADDRESS SELECT
Test Setup
PERIN
PWIN
TRISE
TFALL
INPUT
VIH
80%
50%
80%
50%
20%
SIGNAL
VIL
20%
TRISE
TFALL
OUTPUT
SIGNAL
VOH
50%
50%
VOL
Timing Diagram For Testing
Doc #98003
3/18/98
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
4
相关型号:
©2020 ICPDF网 联系我们和版权申明