FM24VN02-G [CYPRESS]
256Kb Serial 3V F-RAM Memory; 256Kb的3V串行F-RAM存储器
| 型号： | FM24VN02-G |
| 厂家： | 
CYPRESS |
| 描述： | 256Kb Serial 3V F-RAM Memory |
| 文件： | 总16页 (文件大小：401K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
FM24V02
256Kb Serial 3V F-RAM Memory
Features
Device ID and Serial Number
256K bit Ferroelectric Nonvolatile RAM
Device ID reads out Manufacturer ID & Part ID
Unique Serial Number (FM24VN02)
Organized as 32,768 x 8 bits
High Endurance 100 Trillion (1014) Read/Writes
10 year Data Retention
Low Voltage, Low Power Operation
NoDelay™ Writes
Advanced High-Reliability Ferroelectric Process
Low Voltage Operation 2.0V – 3.6V
Active Current < 150 A (typ. @ 100KHz)
90 A Standby Current (typ.)
Fast Two-wire Serial Interface
5 A Sleep Mode Current (typ.)
Up to 3.4 MHz maximum bus frequency
Direct hardware replacement for EEPROM
Supports legacy timing for 100 kHz & 400 kHz
Industry Standard Configuration
Industrial Temperature -40 C to +85 C
8-pin “Green”/RoHS SOIC Package
available in industry standard 8-pin SOIC package
using a familiar two-wire (I2C) protocol. The
FM24VN02 is offered with a unique serial number
that is read-only and can be used to identify a board
or system. Both devices incorporate a read-only
Device ID that allows the host to determine the
manufacturer, product density, and product revision.
The devices are guaranteed over an industrial
temperature range of -40°C to +85°C.
Description
The FM24V02 is a 256Kbit nonvolatile memory
employing an advanced ferroelectric process. A
ferroelectric random access memory or F-RAM is
nonvolatile and performs reads and writes like a
RAM. It provides reliable data retention for 10 years
while eliminating the complexities, overhead, and
system level reliability problems caused by
EEPROM and other nonvolatile memories.
Pin Configuration
The FM24V02 performs write operations at bus
speed. No write delays are incurred. The next bus
cycle may commence immediately without the need
for data polling. In addition, the product offers write
endurance orders of magnitude higher than
EEPROM. Also, F-RAM exhibits much lower power
during writes than EEPROM since write operations
do not require an internally elevated power supply
voltage for write circuits.
1
2
3
4
8
7
6
5
VDD
WP
A0
A1
A2
SCL
SDA
VSS
These capabilities make the FM24V02 ideal for
nonvolatile memory applications requiring frequent
or rapid writes. Examples range from data collection
where the number of write cycles may be critical, to
demanding industrial controls where the long write
time of EEPROM can cause data loss. The
combination of features allows more frequent data
writing with less overhead for the system.
Pin Name
A0-A2
SDA
SCL
WP
Function
Device Select Address
Serial Data/address
Serial Clock
Write Protect
Supply Voltage
Ground
VDD
VSS
The FM24V02 provides substantial benefits to users
of serial EEPROM, yet these benefits are available in
a hardware drop-in replacement. The devices are
This product conforms to specifications per the terms of the Ramtron
standard warranty. The product has completed Ramtron’s internal
qualification testing and has reached production status.
Ramtron International Corporation
1850 Ramtron Drive, Colorado Springs, CO 80921
(800) 545-FRAM, (719) 481-7000
http://www.ramtron.com
Rev. 3.0
Jan. 2012
Page 1 of 16
FM24V02 - 256Kb I2C FRAM
Address
Latch
4K x 64
FRAM Array
Counter
8
SDA
Serial to Parallel
Converter
Data Latch
8
SCL
WP
Control Logic
Device ID and
Serial Number
A0-A2
Figure 1. FM24V02 Block Diagram
Pin Description
Pin Name
Type
Pin Description
A0-A2
Input
Device Select Address 0-2: These pins are used to select one of up to 8 devices of
the same type on the same two-wire bus. To select the device, the address value on
the two pins must match the corresponding bits contained in the slave address. The
address pins are pulled down internally.
SDA
I/O
Serial Data/Address: This is a bi-directional pin for the two-wire interface. It is
open-drain and is intended to be wire-OR’d with other devices on the two-wire bus.
The input buffer incorporates a Schmitt trigger for noise immunity and the output
driver includes slope control for falling edges. An external pull-up resistor is
required.
SCL
WP
Input
Input
Serial Clock: The serial clock pin for the two-wire interface. Data is clocked out of
the part on the falling edge, and into the device on the rising edge. The SCL input
also incorporates a Schmitt trigger input for noise immunity.
Write Protect: When tied to VDD, addresses in the entire memory map will be write-
protected. When WP is connected to ground, all addresses may be written. This pin
is pulled down internally.
VDD
VSS
Supply
Supply
Supply Voltage
Ground
Rev. 3.0
Jan. 2012
Page 2 of 16
FM24V02 - 256Kb I2C FRAM
Overview
Two-wire Interface
The FM24V02 is a family of serial F-RAM memory
devices. The memory array is logically organized as a
32,768 x 8 bit memory array and is accessed using an
industry standard two-wire (I2C) interface. Functional
operation of the F-RAM is similar to serial
EEPROM. The major difference between the
FM24V02 and serial EEPROM is F-RAM’s superior
write performance.
The FM24V02 employs a bi-directional two-wire bus
protocol using few pins or board space. Figure 2
illustrates a typical system configuration using the
FM24V02 in a microcontroller-based system. The
industry standard two-wire bus is familiar to many
users but is described in this section.
By convention, any device that is sending data onto
the bus is the transmitter while the target device for
this data is the receiver. The device that is controlling
the bus is the master. The master is responsible for
generating the clock signal for all operations. Any
device on the bus that is being controlled is a slave.
The FM24V02 always is a slave device.
Memory Architecture
When accessing the FM24V02, the user addresses
32,768 locations each with 8 data bits. These data bits
are shifted serially. The 32,768 addresses are
accessed using the two-wire protocol, which includes
a slave address (to distinguish other non-memory
devices) and a 2-byte address. All 15 address bits are
used by the decoder for accessing the memory.
The bus protocol is controlled by transition states in
the SDA and SCL signals. There are four conditions
including start, stop, data bit, or acknowledge. Figure
3 illustrates the signal conditions that specify the four
states. Detailed timing diagrams are shown in the
electrical specifications section.
The access time for memory operation is essentially
zero beyond the time needed for the serial protocol.
That is, the memory is read or written at the speed of
the two-wire bus. Unlike an EEPROM, it is not
necessary to poll the device for a ready condition
since writes occur at bus speed. That is, by the time a
new bus transaction can be shifted into the part, a
write operation will be complete. This is explained in
more detail in the interface section below.
VDD
Rmin = 1.1 Kohm
Rmax = tR/Cbus
Microcontroller
Users expect several obvious system benefits from
the FM24V02 due to its fast write cycle and high
endurance as compared with EEPROM. However
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than an EEPROM
since it is completed quickly. By contrast, an
EEPROM requiring milliseconds to write is
vulnerable to noise during much of the cycle.
SDA SCL
FM24V02
SDA
FM24V02
A0 A1 A2
SCL
A0 A1 A2
Figure 2. Typical System Configuration
Note that it is the user’s responsibility to ensure that
VDD is within datasheet tolerances to prevent
incorrect operation.
Rev. 3.0
Jan. 2012
Page 3 of 16
FM24V02 - 256Kb I2C FRAM
SCL
SDA
7
6
0
Stop
(Master) (Master)
Start
Data bits
(Transmitter)
Data bit Acknowledge
(Transmitter) (Receiver)
Figure 3. Data Transfer Protocol
Stop Condition
Second and most common, the receiver does not
acknowledge to deliberately end an operation. For
example, during a read operation, the FM24V02 will
continue to place data onto the bus as long as the
receiver sends acknowledges (and clocks). When a
read operation is complete and no more data is
needed, the receiver must not acknowledge the last
byte. If the receiver acknowledges the last byte, this
will cause the FM24V02 to attempt to drive the bus
on the next clock while the master is sending a new
command such as stop.
A stop condition is indicated when the bus master
drives SDA from low to high while the SCL signal is
high. All operations using the FM24V02 should end
with a stop condition. If an operation is in progress
when a stop is asserted, the operation will be aborted.
The master must have control of SDA (not a memory
read) in order to assert a stop condition.
Start Condition
A start condition is indicated when the bus master
drives SDA from high to low while the SCL signal is
high. All commands should be preceded by a start
condition. An operation in progress can be aborted by
asserting a start condition at any time. Aborting an
operation using the start condition will ready the
FM24V02 for a new operation.
Slave Address
The first byte that the FM24V02 expects after a start
condition is the slave address. As shown in Figure 4,
the slave address contains the device type or slave
ID, the device select address bits, a page address bit,
and a bit that specifies if the transaction is a read or a
write.
If during operation the power supply drops below the
specified VDD minimum, the system should issue a
start condition prior to performing another operation.
Bits 7-4 are the device type (slave ID) and should be
set to 1010b for the FM24V02. These bits allow other
function types to reside on the 2-wire bus within an
identical address range. Bits 3-1 are the device select
address bits. They must match the corresponding
value on the external address pins to select the
device. Up to eight FM24V02 devices can reside on
the same two-wire bus by assigning a different
address to each. Bit 0 is the read/write bit. R/W=1
indicates a read operation and R/W=0 indicates a
write operation.
Data/Address Transfer
All data transfers (including addresses) take place
while the SCL signal is high. Except under the two
conditions described above, the SDA signal should
not change while SCL is high.
Acknowledge
The acknowledge takes place after the 8th data bit has
been transferred in any transaction. During this state
the transmitter should release the SDA bus to allow
the receiver to drive it. The receiver drives the SDA
signal low to acknowledge receipt of the byte. If the
receiver does not drive SDA low, the condition is a
no-acknowledge and the operation is aborted.
High Speed Mode (HS-mode)
The FM24V02 supports a 3.4MHz high speed mode.
A master code (0000 1XXXb) must be issued to place
the device into high speed mode. Communication
between master and slave will then be enabled for
speeds up to 3.4MHz. A stop condition will exit HS-
mode. Single- and multiple-byte reads and writes are
supported. See Figures 10 and 11 for HS-mode
timings.
The receiver would fail to acknowledge for two
distinct reasons. First is that a byte transfer fails. In
this case, the no-acknowledge ceases the current
operation so that the part can be addressed again.
This allows the last byte to be recovered in the event
of a communication error.
Rev. 3.0
Jan. 2012
Page 4 of 16
FM24V02 - 256Kb I2C FRAM
Memory Operation
The FM24V02 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of F-RAM
technology. These improvements result in some
differences between the FM24V02 and a similar
configuration EEPROM during writes. The complete
operation for both writes and reads is explained
below.
Device Select
Slave ID
A1
2
1
7
0
6
1
0
4
A2
3
A0
1
R/W
0
5
Figure 4. Slave Address
Write Operation
Addressing Overview
All writes begin with a slave address, then a memory
address. The bus master indicates a write operation
by setting the LSB of the slave address (R/W bit) to a
‘0’. After addressing, the bus master sends each byte
of data to the memory and the memory generates an
acknowledge condition. Any number of sequential
bytes may be written. If the end of the address range
is reached internally, the address counter will wrap
from 7FFFh to 0000h.
After the FM24V02 (as receiver) acknowledges the
slave address, the master can place the memory
address on the bus for a write operation. The address
requires two bytes. The complete 15-bit address is
latched internally. Each access causes the latched
address value to be incremented automatically. The
current address is the value that is held in the latch --
either a newly written value or the address following
the last access. The current address will be held for as
long as power remains or until a new value is written.
Reads always use the current address. A random read
address can be loaded by beginning a write operation
as explained below.
Unlike other nonvolatile memory technologies, there
is no effective write delay with F-RAM. Since the
read and write access times of the underlying
memory are the same, the user experiences no delay
through the bus. The entire memory cycle occurs in
less time than a single bus clock. Therefore, any
operation including read or write can occur
immediately following a write. Acknowledge polling,
a technique used with EEPROMs to determine if a
write is complete is unnecessary and will always
return a ready condition.
After transmission of each data byte, just prior to the
acknowledge, the FM24V02 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing. After the
last address (7FFFh) is reached, the address latch will
roll over to 0000h. There is no limit to the number of
bytes that can be accessed with a single read or write
operation.
Internally, an actual memory write occurs after the 8th
data bit is transferred. It will be complete before the
acknowledge is sent. Therefore, if the user desires to
abort a write without altering the memory contents,
this should be done using start or stop condition prior
to the 8th data bit. The FM24V02 uses no page
buffering.
Data Transfer
After the address information has been transmitted,
data transfer between the bus master and the
FM24V02 can begin. For a read operation the
FM24V02 will place 8 data bits on the bus then wait
for an acknowledge from the master. If the
acknowledge occurs, the FM24V02 will transfer the
next sequential byte. If the acknowledge is not sent,
the FM24V02 will end the read operation. For a write
operation, the FM24V02 will accept 8 data bits from
the master then send an acknowledge. All data
transfer occurs MSB (most significant bit) first.
The memory array can be write-protected using the
WP pin. This feature is available only on FM24V02
and FM24VN02 devices. Setting the WP pin to a
high condition (VDD) will write-protect all addresses.
The FM24V02 will not acknowledge data bytes that
are written to protected addresses. In addition, the
address counter will not increment if writes are
attempted to these addresses. Setting WP to a low
state (VSS) will deactivate this feature. WP is pulled
down internally.
Figures 5 and 6 below illustrate a single-byte and
multiple-byte write cycles.
Rev. 3.0
Jan. 2012
Page 5 of 16
FM24V02 - 256Kb I2C FRAM
Stop
Start
S
Address & Data
Address MSB
By Master
Slave Address
0
A
A
Address LSB
A
Data Byte
A
P
By FM24V02
Acknowledge
Figure 5. Single Byte Write
Start
Stop
P
Address & Data
Address MSB
By Master
S
Slave Address
0
A
A
Address LSB
A
Data Byte
A
Data Byte
A
By FM24V02
Acknowledge
Figure 6. Multiple Byte Write
There are four ways to properly terminate a read
operation. Failing to properly terminate the read will
most likely create a bus contention as the FM24V02
attempts to read out additional data onto the bus. The
four valid methods are:
Read Operation
There are two basic types of read operations. They
are current address read and selective address read. In
a current address read, the FM24V02 uses the
internal address latch to supply the address. In a
selective read, the user performs a procedure to set
the address to a specific value.
1. The bus master issues a no-acknowledge in the
9th clock cycle and a stop in the 10th clock cycle.
This is illustrated in the diagrams below. This is
preferred.
Current Address & Sequential Read
2. The bus master issues a no-acknowledge in the
9th clock cycle and a start in the 10th.
3. The bus master issues a stop in the 9th clock
cycle.
As mentioned above the FM24V02 uses an internal
latch to supply the address for a read operation. A
current address read uses the existing value in the
address latch as a starting place for the read
operation. The system reads from the address
immediately following that of the last operation.
4. The bus master issues a start in the 9th clock
cycle.
If the internal address reaches 7FFFh, it will wrap
around to 0000h on the next read cycle. Figures 7 and
8 below show the proper operation for current
address reads.
To perform a current address read, the bus master
supplies a slave address with the LSB set to a ‘1’.
This indicates that a read operation is requested.
After receiving the complete slave address, the
FM24V02 will begin shifting out data from the
current address on the next clock. The current address
is the value held in the internal address latch.
Selective (Random) Read
There is a simple technique that allows a user to
select a random address location as the starting point
for a read operation. This involves using the first
three bytes of a write operation to set the internal
address followed by subsequent read operations.
Beginning with the current address, the bus master
can read any number of bytes. Thus, a sequential read
is simply a current address read with multiple byte
transfers. After each byte the internal address counter
will be incremented.
To perform a selective read, the bus master sends out
the slave address with the LSB set to 0. This specifies
a write operation. According to the write protocol,
the bus master then sends the address bytes that are
loaded into the internal address latch. After the
FM24V02 acknowledges the address, the bus master
Each time the bus master acknowledges a byte,
this indicates that the FM24V02 should read out
the next sequential byte.
Rev. 3.0
Jan. 2012
Page 6 of 16
FM24V02 - 256Kb I2C FRAM
issues a start condition. This simultaneously aborts
the write operation and allows the read command to
be issued with the slave address LSB set to a ‘1’. The
operation is now a current address read.
No
Acknowledge
Stop
Start
S
Address
By Master
Slave Address
1
A
Data Byte
Data
1
P
By FM24V02
Acknowledge
Figure 7. Current Address Read
No
Acknowledge
Start
S
Address
Acknowledge
By Master
Stop
Slave Address
1
A
Data Byte
A
Data Byte
1
P
By FM24V02
Acknowledge
Data
Figure 8. Sequential Read
Start
No
Address
Acknowledge
Start
Address
By Master
Stop
S
Slave Address
0
A
Address MSB
A
Address LSB
Acknowledge
A
S
Slave Address
1
A
Data Byte
Data
1 P
By FM24V02
Figure 9. Selective (Random) Read
Start
Start &
Enter HS-mode
No
Acknowledge
HS-mode command
Address
By Master
Stop &
Exit HS-mode
S
1
S
Slave Address
1
A
Data Byte
Data
1
P
0
0
0
0
1
X
X
X
By FM24V02
No
Acknowledge
Acknowledge
Figure 10. HS-mode Current Address Read
Start
Stop &
Exit HS-mode
Start &
Enter HS-mode
Address & Data
HS-mode command
By Master
S
1
S
Slave Address
0
A
Address MSB
A
Address LSB
Acknowledge
A
Data Byte
A P
0
0
0
0
1
X
X
X
By FM24V02
No
Acknowledge
Figure 11. HS-mode Byte Write
Rev. 3.0
Jan. 2012
Page 7 of 16
FM24V02 - 256Kb I2C FRAM
5. The master sends Reserved Slave ID 0x86
6. The FM24V02 sends an ACK.
7. The master sends STOP to ensure the device
enters sleep mode.
Sleep Mode
A
low power mode called Sleep Mode is
implemented on both FM24V02 and FM24VN02
devices. The device will enter this low power state
when the Sleep command 86h is clocked-in. Sleep
Mode entry can be entered as follows:
Once in sleep mode, the device draws IZZ current, but
the device continues to monitor the I2C pins. Once
the master sends a Slave Address that the FM24V02
identifies, it will “wakeup” and be ready for normal
operation within tREC (400 s max.). As an alternative
method of determining when the device is ready, the
master can send read or write commands and look for
an ACK. While the device is waking up, it will
NACK the master until it is ready.
1. The master sends a START command.
2. The master sends Reserved Slave ID 0xF8
3. The master sends the I2C-bus slave address of
the slave device it needs to identify. The last
bit is a ‘Don’t care’ value (R/W bit). Only one
device must acknowledge this byte (the one
that has the I2C-bus slave address).
4. The master sends a Re-START command.
Start
Address
Address
Stop
P
Start
S
By Master
S
Rsvd Slave ID (F8)
A
Slave Address
X
A
Rsvd Slave ID (86)
A
By FM24V02
Acknowledge
Figure 12. Sleep Mode Entry
Rev. 3.0
Jan. 2012
Page 8 of 16
FM24V02 - 256Kb I2C FRAM
5. The master sends Reserved Slave ID 0xF9
6. The Device ID Read can be done, starting
with the 12 manufacturer bits, followed by
the 9 part identification bits, and then the 3
die revision bits.
7. The master ends the Device ID read
sequence by NACKing the last byte, thus
resetting the slave device state machine and
allowing the master to send the STOP
command.
Device ID
The FM24V02 and FM24VN02 devices incorporate a
means of identifying the device by providing three
bytes of data, which are manufacturer, product ID,
and die revision. The Device ID is read-only. It can
be accessed as follows:
1. The master sends a START command.
2. The master sends Reserved Slave ID 0xF8
3. The master sends the I2C-bus slave address
of the slave device it needs to identify. The
last bit is a ‘Don’t care’ value (R/W bit).
Only one device must acknowledge this byte
(the one that has the I2C-bus slave address).
4. The master sends a Re-START command.
Note: The reading of the Device ID can be stopped
anytime by sending a NACK command.
Start
No
Acknowledge
Acknowledge
Address
A
Address
Start
S
By Master
Stop
S
Rsvd Slave ID (F8)
Slave Address
A
Rsvd Slave ID (F9)
A
Data Byte
A
Data Byte
Data
A
Data Byte
1
P
By FM24V02
Acknowledge
Figure 13. Read Device ID
Manufacturer ID
Product ID
Die Rev.
11 10
9
8
7
6
5
4
3
0
2
1
1
0
0
0
8
7
6
5
4
3
2
1
0
2
1
0
Ramtron
Density
Variation
0
0
0
0
0
0
0
0
0
0
1
0
N
0
0
0
0
0
0
0
Figure 14. Manufacturer and Product ID
Density: 01h=128Kb, 02h=256Kb, 03h=512Kb, 04=1Mb
Variation: Product ID bit 4 = S/N, Product ID bit 0 = reserved
The 3-byte hex code for an FM24V02 will be:
The 3-byte hex code for an FM24VN02 will be:
0x00 0x42 0x00
0x00 0x42 0x80
Rev. 3.0
Jan. 2012
Page 9 of 16
FM24V02 - 256Kb I2C FRAM
5. The master sends Reserved Slave ID 0xCD to
read the serial number.
Unique Serial Number (FM24VN02 only)
The FM24VN02 device also incorporates a read-only
8-byte serial number. It can be used to uniquely
identify a pc board or system. The serial number
includes a 40-bit unique number, an 8-bit CRC, and a
16-bit number that can be defined upon request by
the customer. If a customer-specific number is not
requested, the 16-bit Customer Identifier is 0x0000.
The 8 bytes of data are accessed via a Slave Address
sequence similar to the Device ID. The serial number
can be read by the system as follows:
6. The master ends the serial number read
sequence by NACKing the last byte, thus
resetting the slave device state machine and
allowing the master to send the STOP
command.
The 8-bit CRC value can be used to compare to the
value calculated by the controller. If the two values
match, then the communication between slave and
master was performed without errors. The function
(shown below) is used to calculate the CRC value.
To perform the calculation, 7 bytes of data are filled
into a memory buffer in the same order as they are
read from the part – i.e. byte7, byte6, byte5, byte4,
byte3, byte2, byte1 of the serial number. The
calculation is performed on the 7 bytes, and the result
should match the final byte out from the part which is
byte0, the 8-bit CRC value.
1. The master sends a START command
2. The master sends Reserved Slave ID 0xF8
3. The master sends the I2C-bus slave address of
the slave device it needs to identify. The last
two bits are ‘Don’t care’ values. Only one
device must acknowledge this byte (the one
that has the I2C-bus slave address).
4. The master sends a Re-START command
CUSTOMER IDENTIFIER *
40-bit UNIQUE NUMBER
SN(39:32) SN(31:24) SN(23:16)
* Contact factory for requesting a customer identifier number.
8-bit CRC
SN(63:56)
SN(55:48)
SN(47:40)
SN(15:8)
SN(7:0)
Figure 15. 8-Byte Serial Number (read-only)
Start
S
No
Acknowledge
Address
A
Address
Start
Acknowledge
By Master
Stop
Rsvd Slave ID (F8)
Slave Address
A
S
Rsvd Slave ID (CD)
A
Data Byte 7
A
A
Data Byte 0
1
P
By FM24VN02
Acknowledge
Data
Figure 16. Read Serial Number
Function to Calculate CRC
BYTE calcCRC8( BYTE* pData, int nBytes )
{
static BYTE crctable[256] = {
0x00, 0x07, 0x0E, 0x09, 0x1C, 0x1B, 0x12, 0x15,
0x38, 0x3F, 0x36, 0x31, 0x24, 0x23, 0x2A, 0x2D,
0x70, 0x77, 0x7E, 0x79, 0x6C, 0x6B, 0x62, 0x65,
0x48, 0x4F, 0x46, 0x41, 0x54, 0x53, 0x5A, 0x5D,
0xE0, 0xE7, 0xEE, 0xE9, 0xFC, 0xFB, 0xF2, 0xF5,
0xD8, 0xDF, 0xD6, 0xD1, 0xC4, 0xC3, 0xCA, 0xCD,
0x90, 0x97, 0x9E, 0x99, 0x8C, 0x8B, 0x82, 0x85,
0xA8, 0xAF, 0xA6, 0xA1, 0xB4, 0xB3, 0xBA, 0xBD,
0xC7, 0xC0, 0xC9, 0xCE, 0xDB, 0xDC, 0xD5, 0xD2,
0xFF, 0xF8, 0xF1, 0xF6, 0xE3, 0xE4, 0xED, 0xEA,
0xB7, 0xB0, 0xB9, 0xBE, 0xAB, 0xAC, 0xA5, 0xA2,
0x8F, 0x88, 0x81, 0x86, 0x93, 0x94, 0x9D, 0x9A,
0x27, 0x20, 0x29, 0x2E, 0x3B, 0x3C, 0x35, 0x32,
0x1F, 0x18, 0x11, 0x16, 0x03, 0x04, 0x0D, 0x0A,
Rev. 3.0
Jan. 2012
Page 10 of 16
FM24V02 - 256Kb I2C FRAM
0x57, 0x50, 0x59, 0x5E, 0x4B, 0x4C, 0x45, 0x42,
0x6F, 0x68, 0x61, 0x66, 0x73, 0x74, 0x7D, 0x7A,
0x89, 0x8E, 0x87, 0x80, 0x95, 0x92, 0x9B, 0x9C,
0xB1, 0xB6, 0xBF, 0xB8, 0xAD, 0xAA, 0xA3, 0xA4,
0xF9, 0xFE, 0xF7, 0xF0, 0xE5, 0xE2, 0xEB, 0xEC,
0xC1, 0xC6, 0xCF, 0xC8, 0xDD, 0xDA, 0xD3, 0xD4,
0x69, 0x6E, 0x67, 0x60, 0x75, 0x72, 0x7B, 0x7C,
0x51, 0x56, 0x5F, 0x58, 0x4D, 0x4A, 0x43, 0x44,
0x19, 0x1E, 0x17, 0x10, 0x05, 0x02, 0x0B, 0x0C,
0x21, 0x26, 0x2F, 0x28, 0x3D, 0x3A, 0x33, 0x34,
0x4E, 0x49, 0x40, 0x47, 0x52, 0x55, 0x5C, 0x5B,
0x76, 0x71, 0x78, 0x7F, 0x6A, 0x6D, 0x64, 0x63,
0x3E, 0x39, 0x30, 0x37, 0x22, 0x25, 0x2C, 0x2B,
0x06, 0x01, 0x08, 0x0F, 0x1A, 0x1D, 0x14, 0x13,
0xAE, 0xA9, 0xA0, 0xA7, 0xB2, 0xB5, 0xBC, 0xBB,
0x96, 0x91, 0x98, 0x9F, 0x8A, 0x8D, 0x84, 0x83,
0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB,
0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3
};
BYTE crc = 0;
while( nBytes-- ) crc = crctable[crc ^ *pData++];
return crc;
}
Rev. 3.0
Jan. 2012
Page 11 of 16
FM24V02 - 256Kb I2C FRAM
Electrical Specifications
Absolute Maximum Ratings
Symbol
VDD
VIN
Description
Power Supply Voltage with respect to VSS
Voltage on any pin with respect to VSS
Ratings
-1.0V to +4.5V
-1.0V to +4.5V
and VIN < VDD+1.0V *
TSTG
TLEAD
VESD
Storage Temperature
Lead Temperature (Soldering, 10 seconds)
Electrostatic Discharge Voltage
-55C to +125C
260 C
- Human Body Model (AEC-Q100-002 Rev. E)
- Charged Device Model (AEC-Q100-011 Rev. B)
- Machine Model (AEC-Q100-003 Rev. E)
Package Moisture Sensitivity Level
3.5kV
1.25kV
200V
MSL-1
* Exception: The “VIN < VDD+1.0V” restriction does not apply to the SCL and SDA inputs.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating
only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this
specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
DC Operating Conditions (TA = -40 C to + 85 C, VDD =2.0V to 3.6V unless otherwise specified)
Symbol Parameter
Min
Typ
Max
Units
Notes
VDD
IDD
Main Power Supply
2.0
3.3
3.6
V
VDD Supply Current
@ SCL = 100 kHz
@ SCL = 1 MHz
@ SCL = 3.4 MHz
1
175
400
1000
A
A
A
A
A
A
A
V
ISB
IZZ
ILI
ILO
VIL
VIH
VOL1
VOL2
RIN
Standby Current
Sleep Mode Current
Input Leakage Current
Output Leakage Current
Input Low Voltage
90
5
150
8
±1
2
2
3
3
±1
-0.3
0.7 VDD
0.3 VDD
VDD + 0.3
0.4
Input High Voltage
V
V
V
Output Low Voltage (IOL = 2 mA, VDD ≥ 2.7V)
Output Low Voltage (IOL = 150 A)
Address Input Resistance (WP, A2-A0)
For VIN = VIL (max)
0.2
50
1
4
K
M
For VIN = VIH (min)
Notes
1. SCL toggling between VDD-0.2V and VSS, other inputs VSS or VDD-0.2V.
2. SCL = SDA = VDD. All inputs VSS or VDD. Stop command issued.
3. VIN or VOUT = VSS to VDD. Does not apply to WP, A2-A0 pins.
4. The input pull-down circuit is stronger (50K) when the input voltage is below VIL and weak (1M) when the input voltage
is above VIH.
Rev. 3.0
Jan. 2012
Page 12 of 16
FM24V02 - 256Kb I2C FRAM
AC Parameters (TA = -40 C to + 85 C, VDD =2.0V to 3.6V unless otherwise specified)
F/S-mode
HS-mode
(CL<500pF)
(CL<100pF)
Symbol Parameter
Min
Max
Min
Max
Units Notes
fSCL
tLOW
tHIGH
tAA
SCL Clock Frequency
Clock Low Period
Clock High Period
SCL Low to SDA Data Out Valid
0
500
260
1.0
0
160
60
3.4
MHz
ns
ns
1
450
130
ns
tBUF
Bus Free Before New Transmission
Start Condition Hold Time
Start Condition Setup for Repeated Start
Data In Hold
Data In Setup
Input Rise Time
Input Fall Time
Stop Condition Setup
Data Output Hold (from SCL @ VIL)
Noise Suppression Time Constant on SCL, SDA
0.5
260
260
0
0.3
160
160
0
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
tHD:STA
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tDH
50
10
3
2
2
120
120
80
80
260
0
160
0
tSP
50
5
Notes: All SCL specifications as well as start and stop conditions apply to both read and write operations.
1. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to fSCL
(max).
2. This parameter is periodically sampled and not 100% tested.
3. In HS-mode and VDD < 2.7V, the tSU:DAT (min.) spec is 15ns.
Capacitance (TA = 25 C, f=1.0 MHz, VDD = 3.3V)
Symbol Parameter
Min
Max
Units Notes
CI/O
CIN
Input/Output Capacitance (SDA)
Input Capacitance
-
-
8
6
pF
pF
1
1
Notes
1. This parameter is periodically sampled and not 100% tested.
Power Cycle Timing (TA = -40 C to +85 C, VDD = 2.0V to 3.6V)
Symbol Parameter
Min
Max
Units Notes
tVR
tVF
tPU
tPD
tREC
VDD Rise Time
VDD Fall Time
Power Up (VDD min) to First Access (Start condition)
Last Access (Stop condition) to Power Down (VDD min)
Recovery Time from Sleep Mode
50
100
250
0
-
-
-
s/V
s/V
s
s
s
1,2
1,2
-
-
400
Notes
1. This parameter is characterized and not 100% tested.
2. Slope measured at any point on VDD waveform.
Rev. 3.0
Jan. 2012
Page 13 of 16
FM24V02 - 256Kb I2C FRAM
Equivalent AC Test Load Circuit
AC Test Conditions
Input Pulse Levels
Input rise and fall times
Input and output timing levels
0.1 VDD to 0.9 VDD
10 ns
0.5 VDD
3.6V
1.8 Kohm
Output
Diagram Notes
All start and stop timing parameters apply to both read and write cycles.
Clock specifications are identical for read and write cycles. Write
timing parameters apply to slave address, word address, and write data
bits. Functional relationships are illustrated in the relevant datasheet
sections. These diagrams illustrate the timing parameters only.
100 pF
Read Bus Timing
tHIGH
tR
tSP
tF
tSP
tLOW
`
SCL
1/fSCL
tSU:SDA
tHD:DAT
tSU:DAT
tBUF
SDA
tDH
tAA
Stop Start
Acknowledge
Start
Write Bus Timing
tHD:DAT
SCL
tSU:DAT
tAA
tHD:STA
tSU:STO
SDA
Stop Start
Acknowledge
Start
Data Retention (TA = -40 C to +85 C)
Parameter
Data Retention
Min
10
Max
-
Units
Years
Notes
Rev. 3.0
Jan. 2012
Page 14 of 16
FM24V02 - 256Kb I2C FRAM
Mechanical Drawing
8-pin SOIC (JEDEC Standard MS-012 variation AA)
Recommended PCB Footprint
7.70
3.70
3.90 ±0.10 6.00 ±0.20
2.00
1.27
0.65
Pin 1
0.25
0.50
4.90 ±0.10
1.35
1.75
0.19
0.25
45
0.10 mm
1.27
0.10
0.25
0 - 8
0.40
1.27
0.33
0.51
Refer to JEDEC MS-012 for complete dimensions and notes.
All dimensions in millimeters.
SOIC Package Marking Scheme
Legend:
XXXXX= part number, P=package type
R=rev code, LLLLLLL= lot code
RIC=Ramtron Int’l Corp, YY=year, WW=work week
XXXXXX-P
RLLLLLLL
RICYYWW
Example: FM24V02, “Green”/RoHS SOIC package,
Rev. A, Lot 9646447, Year 2010, Work Week 11
Without S/N feature
FM24V02-G
A9646447
With S/N feature
FM24VN02-G
A9646447
RIC1011
RIC1011
Rev. 3.0
Jan. 2012
Page 15 of 16
FM24V02 - 256Kb I2C FRAM
Revision History
Revision
0.1
Date
3/2/2009
1/26/2010
Summary
Initial Release
1.0
Changed to Preliminary status. Updated lead temperature rating in Abs Max
table. Expanded CRC check description.
Changed to Pre-Production status. Updated ESD ratings. Changed part
marking scheme.
2.0
5/25/2010
2.1
3.0
11/22/2011
1/30/2012
Removed S/N option.
Changed to Production status.
Ordering Information
Part Number
Features
Operating
Voltage
Package
FM24V02-G
FM24VN02-G
FM24V02-GTR
Device ID
Device ID, S/N
Device ID
2.0-3.6V
2.0-3.6V
2.0-3.6V
8-pin “Green”/RoHS SOIC
8-pin “Green”/RoHS SOIC
8-pin “Green”/RoHS SOIC,
Tape & Reel
FM24VN02-GTR
Device ID, S/N
2.0-3.6V
8-pin “Green”/RoHS SOIC,
Tape & Reel
Rev. 3.0
Jan. 2012
Page 16 of 16
相关型号：
©2020 ICPDF网 联系我们和版权申明