72-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT72兆位的DDR II SRAM双字突发架构( 2.5周期读延迟)与ODT