144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)144兆位的DDR II SRAM双字突发架构（ 2.0周期读延迟）
CYPRESS SEMICONDUCTOR 
