72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)72兆位的DDR II + SRAM 2字突发架构( 2.5周期读延迟)