CPLL-018_15 [CRYSTEKMICROWAVE]
5Ã7 mm SMD, 3.3V, HCMOS;![CPLL-018_15](http://pdffile.icpdf.com/pdf2/p00351/img/icpdf/CPLL-018-15_2159336_icpdf.jpg)
型号: | CPLL-018_15 |
厂家: | ![]() |
描述: | 5Ã7 mm SMD, 3.3V, HCMOS |
文件: | 总1页 (文件大小:65K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
CPLL-018 Model
5×7 mm SMD, 3.3V, HCMOS
Frequency Range:
1.544 MHz to 200 MHz
Frequency Stability:
Temperature Range:
Operating:
±25ppm, ±50ppm, ±100ppm
Designed to meet today's
requirements for economical
3.3V applications. Available
on 16mm tape and reel in
quantities of 1K.
0°C to 70°C
-20°C to 70°C
-40°C to 85°C
-45°C to 90°C
3.3V ± 0.3V
45mA Max
HCMOS
(Option M)
(Option X)
Storage:
Input Voltage:
Input Current:
Output:
Symmetry:
Rise/Fall Time:
Logic:
40/60% Max @ 50% Vdd
10ns Max @ 20/% to 80% Vdd
"0" = 80% Vdd Max
"1" = 90% Vdd Min
15pF
Load:
Jitter:
150pS pk-pk Max
Aging:
<3ppm 1st/yr, <1ppm every year thereafter
Dimensions inches (mm)
SUGGESTED PAD LAYOUT
All dimensions are Max unless otherwise specified.
0.055 Typ.
(1.40 Typ.)
0.071 SQ
(1.80)
0.283
(7.20)
#1
#4
#2
#3
0.045 ±0.008
(1.14 ±0.20)
P/N
0.071
(1.80)
0.165
(4.19)
0.204
Frequency
(5.02)
XXXX XX
0.200 ±0.005
(5.08 ±0.13)
0.200
(5.08)
Denotes pad 1
XXXX=Date Code XX=Lot Code
0.01uF Bypass Capacitor Recommended
RECOMMENDED REFLOW SOLDERING PROFILE
Ramp-Up
Crystek Part Number Guide
CPLL-018 X - 25 - 200.000
Critical Temperature
3°C/Sec Max.
Zone
260°C
Ramp-Down
6°C/Sec.
217°C
#1
#2
#3
#4
#5
200°C
Stability Indicator
#1 Crystek Clock PLL Osc.
#2 Model
150°C
#3 Temp. Range: Blank= 0/70°C, M= -20/70°C, X= -40/85°C
#4 Stability: (see Table 1)
#5 Frequency in MHz: 3 or 6 decimal places
Blank (std) ± 100ppm
50
25
±
±
50ppm
25ppm
Preheat
180 Secs. Max.
90 Secs. Max.
8 Minutes Max.
Table 1
Example:
CPLL-018X-25-200.000 = 3.3V Tristate, -40/85°C, 25ppm, 200.000 MHz
CPLL-018-50-19.660800 = 3.3V Tristate, 0/70, 50ppm, 19.660800 MHz
260°C for
10 Secs. Max.
NOTE: Reflow Profile with 240°C peak also acceptable.
TEST CIRCUIT
Tri-State Function
mA
M
OUT
Function pin 1
Output pin
pin 4
pin 3
O/P Load
incl Probe Cl
Vdd
OUT
PWR
Supply
Bypass
Cap.
Open
"1" level 2.4V Min
"0" level 0.4V Max
Active
Active
High Z
VM
OSC.
E/D
GND
pin 1
pin 2
Specifications subject to change without notice.
TD-040405 Rev.G
High Impedance
GND or "LOW"
Oscillation
OPEN or "HIGH"
12730 Commonwealth Drive • Fort Myers, Florida 33913
Phone: 239-561-3311 • 800-237-3061
CRYSTEK
CORPORATION
Fax: 239-561-1025 • www.crystek.com
相关型号:
![](http://pdffile.icpdf.com/pdf1/p00110/img/page/CPLL66-1600-2200_600313_files/CPLL66-1600-2200_600313_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00110/img/page/CPLL66-1600-2200_600313_files/CPLL66-1600-2200_600313_2.jpg)
CPLL66-1600
PLL/Synthesizer needing only an external frequency reference and supply voltages for the internal PLL (phase lock loop) and VCO
CRYSTEKMICROW
![](http://pdffile.icpdf.com/pdf1/p00110/img/page/CPLL66-1600-2200_600313_files/CPLL66-1600-2200_600313_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00110/img/page/CPLL66-1600-2200_600313_files/CPLL66-1600-2200_600313_2.jpg)
CPLL66-1600-2200
PLL/Synthesizer needing only an external frequency reference and supply voltages for the internal PLL (phase lock loop) and VCO
CRYSTEKMICROW
©2020 ICPDF网 联系我们和版权申明