ATMEGA161L-4PI_技术文档

Features

• High-performance, Low-power AVR^®8-bit Microcontroller

• Advanced RISC Architecture

– 130 Powerful Instructions – Most Single Clock Cycle Execution

– 32 x 8 General Purpose Working Registers

– Fully Static Operation

– Up to 8 MIPS Throughput at 8 MHz

– On-chip 2-cycle Multiplier

• Program and Data Memories

– 16K Bytes of Non-volatile In-System Programmable Flash Endurance: 1,000

Write/Erase Cycles

– Optional Boot Code Memory with Independent Lock bits Self-programming of

Program and Data Memories

8-bit

Microcontroller

with 16K Bytes

of In-System

Programmable

Flash

– 512 Bytes of Non-volatile In-System Programmable EEPROM Endurance: 100,000

Write/Erase Cycles

– 1K Byte of Internal SRAM

– Programming Lock for Software Security

• Peripheral Features

– Two 8-bit Timer/Counters with Separate Prescaler and PWM

– Expanded 16-bit Timer/Counter System with Separate Prescaler, Compare,

Capture Modes and Dual 8-, 9-, or 10-bit PWM

– Dual Programmable Serial UARTs

– Master/Slave SPI Serial Interface

– Real-time Counter with Separate Oscillator

– Programmable Watchdog Timer with Separate On-chip Oscillator

– On-chip Analog Comparator

ATmega161

ATmega161L

• Special Microcontroller Features

– Power-on Reset

– External and Internal Interrupt Sources

– Three Sleep Modes: Idle, Power-save and Power-down

• Power Comsumption at 4 MHz, 3.0V, 25°C

– Active 3.0 mA

– Idle Mode 1.2 mA

– Power-down Mode < 1 µA

• I/O and Packages

– 35 Programmable I/O Lines

– 40-lead PDIP and 44-lead TQFP

• Operating Voltages

– 2.7V - 5.5V for the ATmega161L

– 4.0V - 5.5V for the ATmega161

• Speed Grades

– 0 - 4 MHz for the ATmega161L

– 0 - 8 MHz for the ATmega161

• Commercial and Industrial Temperature Ranges

Disclaimer

Typical values contained in this data sheet are based on simulations and characteriza-

tion of other AVR microcontrollers manufactured on the same process technology.

Min and Max values will be available after the device is characterized.

Note:

Not recommended in new

designs.

Rev. 1228D–AVR–02/07

1

Pin Configuration

PDIP

(OC0/T0) PB0

(OC2/T1) PB1

(RXD1/AIN0) PB2

(TXD1/AIN1) PB3

(SS) PB4

1

2

3

4

5

6

7

8

9

40 VCC

39 PA0 (AD0)

38 PA1 (AD1)

37 PA2 (AD2)

36 PA3 (AD3)

35 PA4 (AD4)

34 PA5 (AD5)

33 PA6 (AD6)

32 PA7 (AD7)

31 PE0 (ICP/INT2)

30 PE1 (ALE)

29 PE2 (OC1B)

28 PC7 (A15)

27 PC6 (A14)

26 PC5 (A13)

25 PC4 (A12)

24 PC3 (A11)

23 PC2 (A10)

22 PC1 (A9)

21 PC0 (A8)

(MOSI) PB5

(MISO) PB6

(SCK) PB7

RESET

(RXD0) PD0 10

(TXD0) PD1 11

(INT0) PD2 12

(INT1) PD3 13

(TOSC1) PD4 14

(OC1A/TOSC2) PD5 15

(WR) PD6 16

(RD) PD7 17

XTAL2 18

XTAL1 19

GND 20

TQFP

(MOSI) PB5

1

2

3

4

5

6

7

8

9

33 PA4 (AD4)

(MISO) PB6

(SCK) PB7

RESET

32 PA5 (AD5)

31 PA6 (AD6)

30 PA7 (AD7)

29 PE0 (ICP/INT2)

28 NC*

(RXD0) PD0

NC*

(TXD0) PD1

(INT0) PD2

(INT1) PD3

27 PE1 (ALE)

26 PE2 (OC1B)

25 PC7 (A15)

24 PC6 (A14)

23 PC5 (A13)

(TOSC1) PD4 10

(OCIA/TOSC2) PD5 11

* NC = Do not connect

(Can be used in future devices)

2

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Description

The ATmega161 is a low-power CMOS 8-bit microcontroller based on the AVR RISC

architecture. By executing powerful instructions in a single clock cycle, the ATmega161

achieves throughputs approaching 1 MIPS per MHz allowing the system designer to

optimize power consumption versus processing speed. The AVR core combines a rich

instruction set with 32 general purpose working registers. All the 32 registers are directly

connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be

accessed in one single instruction executed in one clock cycle. The resulting architec-

ture is more code-efficient while achieving throughputs up to ten times faster than

conventional CISC microcontrollers.

The ATmega161 provides the following features: 16K bytes of In-System or Self-

programmable Flash, 512 bytes EEPROM, 1K byte of SRAM, 35 general purpose I/O

lines, 32 general purpose working registers, Real-time Counter, three flexible

Timer/Counters with Compare modes, internal and external interrupts, two programma-

ble serial UARTs, programmable Watchdog Timer with internal Oscillator, an SPI serial

port and three software-selectable power saving modes. The Idle mode stops the CPU

while allowing the SRAM, Timer/Counters, SPI port and interrupt system to continue

functioning. The Power-down mode saves the register and SRAM contents but freezes

the Oscillator, disabling all other chip functions until the next External Interrupt or Hard-

ware Reset. In Power-save mode, the timer Oscillator continues to run, allowing the

user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel’s high-density non-volatile memory technology.

The On-chip Flash Program memory can be reprogrammed using the Self-programming

capability through the Boot Block and an ISP through the SPI port, or by using a conven-

tional non-volatile Memory programmer. By combining an enhanced RISC 8-bit CPU

with In-System Programmable Flash on a monolithic chip, the Atmel ATmega161 is a

powerful microcontroller that provides a highly flexible and cost-effective solution to

many embedded control applications.

The ATmega161 AVR is supported with a full suite of program and system development

tools including: C compilers, macro assemblers, program debugger/simulators, In-Cir-

cuit Emulators and evaluation kits.

3

1228D–AVR–02/07

Block Diagram

Figure 1. The ATmega161 Block Diagram

PC0-PC7

PA0-PA7

VCC

PORTA DRIVERS

PORTC DRIVERS

GND

DATA REGISTER

PORTA

DATA DIR.

REG. PORTA

DATA REGISTER

PORTC

DATA DIR.

REG. PORTC

8-BIT DATA BUS

XTAL1

XTAL2

INTERNAL

OSCILLATOR

PROGRAM

COUNTER

STACK

POINTER

WATCHDOG

TIMER

TIMING AND

CONTROL

RESET

PROGRAM

FLASH

MCU CONTROL

REGISTER

SRAM

INSTRUCTION

REGISTER

GENERAL

PURPOSE

REGISTERS

TIMER/

COUNTERS

X

Y

Z

INSTRUCTION

DECODER

INTERRUPT

UNIT

CONTROL

LINES

ALU

EEPROM

STATUS

REGISTER

PROGRAMMING

LOGIC

SPI

UARTS

DATA DIR

REG. PORTE

DATA REG.

PORTE

DATA REGISTER

PORTD

DATA DIR.

REG. PORTD

DATA REGISTER

PORTB

DATA DIR.

REG. PORTB

PORTE DRIVERS

PORTD DRIVERS

PORTB DRIVERS

PB0 - PB7

PE0 - PE2

PD0 - PD7

4

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Pin Descriptions

VCC

Supply voltage.

Ground.

GND

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors

(selected for each bit). The Port A output buffers can sink 20 mA and can drive LED dis-

plays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low,

they will source current if the internal pull-up resistors are activated. The Port A pins are

tri-stated when a reset condition becomes active, even if the clock is not running.

Port A serves as a Multiplexed Address/Data port when using external memory

interface.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output

buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega161 as listed

on page 92.

Port C (PC7..PC0)

Port D (PD7..PD0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port C output

buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port C also serves as an address high output when using external memory interface.

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output

buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega161 as listed

on page 101.

Port E (PE2..PE0)

Port E is a 3-bit bi-directional I/O port with internal pull-up resistors. The Port E output

buffers can sink 20 mA. As inputs, Port E pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega161 as listed

on page 107.

RESET

Reset input. A low level on this pin for more than 500 ns will generate a Reset, even if

the clock is not running. Shorter pulses are not guaranteed to generate a Reset.

XTAL1

XTAL2

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting Oscillator amplifier.

5

1228D–AVR–02/07

Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier that can

be configured for use as an on-chip Oscillator, as shown in Figure 2. Either a quartz

crystal or a ceramic resonator may be used. To drive the device from an external clock

source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.

Figure 2. Oscillator Connections

C2

XTAL2

C1

XTAL1

GND

Figure 3. External Clock Drive Configuration

NC

XTAL2

EXTERNAL

OSCILLATOR

SIGNAL

XTAL1

GND

6

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Architectural

Overview

The fast-access Register File concept contains 32 x 8-bit general purpose working reg-

isters with a single clock cycle access time. This means that during one single clock

cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output

from the Register File, the operation is executed and the result is stored back in the

Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for

Data Space addressing – enabling efficient address calculations. One of the three

address pointers is also used as the address pointer for the constant table look-up func-

tion. These added function registers are the 16-bit X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a con-

stant and a register. Single register operations are also executed in the ALU. Figure 4

shows the ATmega161 AVR RISC microcontroller architecture.

Figure 4. The ATmega161 AVR RISC Architecture

Data Bus 8-bit

Program

Counter

Status

and Control

Interrupt

Unit

8K x 16

Program

Memory

SPI

Unit

32 x 8

General

Purpose

Registers

Instruction

Register

Serial

UART0

Instruction

Decoder

Serial

UART1

ALU

Control Lines

8-bit

Timer/Counter

with PWM

and RTC

16-bit

Timer/Counter

with PWM

1024 x 8

Data

SRAM

8-bit

Timer/Counter

with PWM

512 x 8

EEPROM

Watchdog

Timer

32

I/O Lines

Analog

Comparator

7

1228D–AVR–02/07

In addition to the register operation, the conventional Memory Addressing modes can be

used on the Register File. This is enabled by the fact that the Register File is assigned

the 32 lowermost Data Space addresses ($00 - $1F), allowing them to be accessed as

though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions such as

Control Registers, Timer/Counters, and other I/O functions. The I/O memory can be

accessed directly or as the Data Space locations following those of the Register File,

$20 - $5F.

The AVR uses a Harvard architecture concept – with separate memories and buses for

program and data. The Program memory is executed with a two-stage pipeline. While

one instruction is being executed, the next instruction is pre-fetched from the Program

memory. This concept enables instructions to be executed in every clock cycle. The

Program memory is Self-programmable Flash memory.

With the jump and call instructions, the whole 8K word address space is directly

accessed. Most AVR instructions have a single 16-bit word format. Every Program

memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address Program Counter (PC) is

stored on the Stack. The Stack is effectively allocated in the general data SRAM and,

consequently, the Stack size is only limited by the total SRAM size and the usage of the

SRAM. All user programs must initialize the SP (Stack Pointer) in the reset routine

(before subroutines or interrupts are executed). The 16-bit Stack Pointer is read/write

accessible in the I/O space.

The 1K byte data SRAM can be easily accessed through the five different Addressing

modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

8

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 5. Memory Maps

Program Memory

Data Memory

$0000

$000

32 Gen. Purpose

Working Registers

$001F

$0020

64 I/O Registers

Program Flash

(8K x 16)

$005F

$0060

Internal SRAM

(1024 x 8)

$045F

$0460

External SRAM

(0 - 63K x 8)

$1FFF

$FFFF

A flexible interrupt module has its control registers in the I/O space with an additional

global interrupt enable bit in the Status Register. All the different interrupts have a sepa-

rate Interrupt Vector in the Interrupt Vector table at the beginning of the Program

memory. The different interrupts have priority in accordance with their Interrupt Vector

position. The lower the Interrupt Vector address, the higher the priority.

9

1228D–AVR–02/07

The General Purpose

Register File

Figure 6 shows the structure of the 32 general purpose working registers in the CPU.

Figure 6. AVR CPU General Purpose Working Registers

7

0

Addr.

$00

R0

R1

$01

R2

$02

…

R13

R14

R15

R16

R17

…

$0D

$0E

$0F

$10

$11

General

Purpose

Working

Registers

R26

R27

R28

R29

R30

R31

$1A

$1B

$1C

$1D

$1E

$1F

X-register Low Byte

X-register High Byte

Y-register Low Byte

Y-register High Byte

Z-register Low Byte

Z-register High Byte

All the register operating instructions in the instruction set have direct and single cycle

access to all registers. The only exceptions are the five constant arithmetic and logic

instructions SBCI, SUBI, CPI, ANDI, and ORI between a constant and a register, and

the LDI instruction for load immediate constant data. These instructions apply to the

second half of the registers in the Register File – R16..R31. The general SBC, SUB, CP,

AND, and OR, and all other operations between two registers or on a single register

apply to the entire Register File.

As shown in Figure 6, each register is also assigned a Data memory address, mapping

them directly into the first 32 locations of the user Data Space. Although not being phys-

ically implemented as SRAM locations, this memory organization provides great

flexibility in access of the registers, as the X-, Y-, and Z-registers can be set to index any

register in the file.

The X-register, Y-register and The registers R26..R31 have some added functions to their general purpose usage.

Z-register

These registers are address pointers for indirect addressing of the Data Space. The

three indirect address registers X, Y, and Z are defined as:

Figure 7. X-, Y-, and Z-registers

15

0

X-register

7

0

7

0

R27 ($1B)

R26 ($1A)

15

0

Y-register

Z-register

7

0

7

0

R29 ($1D)

R28 ($1C)

15

0

7

0

R31 ($1F)

R30 ($1E)

10

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

In the different Addressing modes, these address registers have functions as fixed dis-

placement, automatic increment and decrement (see the descriptions for the different

instructions).

ALU – Arithmetic Logic

Unit

The high-performance AVR ALU operates in direct connection with all the 32 general

purpose working registers. Within a single clock cycle, ALU operations between regis-

ters in the Register File are executed. The ALU operations are divided into three main

categories – arithmetic, logical and bit functions. ATmega161 also provides a powerful

multiplier supporting both signed/unsigned multiplication and fractional format. See the

Instruction Set section for a detailed description.

Self-programmableFlash The ATmega161 contains 16K bytes of On-chip Self-programmable and In-System Pro-

grammable Flash memory for program storage. Since all instructions are 16- or 32-bit

Program Memory

words, the Flash is organized as 8K x 16. The Flash memory has an endurance of at

least 1,000 write/erase cycles. The ATmega161 Program Counter (PC) is 13 bits wide,

thus addressing the 8,192 Program memory locations.

See page 110 for a detailed description of Flash data downloading.

See page 13 for the different Program Memory Addressing modes.

EEPROM Data Memory

The ATmega161 contains 512 bytes of data EEPROM memory. It is organized as a sep-

arate data space in which single bytes can be read and written. The EEPROM has an

endurance of at least 100,000 write/erase cycles per location. The interface between the

EEPROM and the CPU is described on page 60, specifying the EEPROM Address Reg-

isters, the EEPROM Data Register and the EEPROM Control Register.

For the SPI data downloading, see page 125 for a detailed description.

11

1228D–AVR–02/07

SRAM Data Memory

Figure 8 shows how the ATmega161 SRAM memory is organized.

Figure 8. SRAM Organization

Register File

Data Address Space

R0

R1

R2

…

$0000

$0001

$0002

…

R29

R30

$001D

$001E

$001F

R31

I/O Registers

$00

$0020

$0021

$0022

…

$01

$02

…

$3D

$3E

$3F

$005D

$005E

$005F

Internal SRAM

$0060

$0061

…

$045E

$045F

The lower 1120 Data memory locations address the Register File, the I/O memory and

the internal data SRAM. The first 96 locations address the Register File and I/O memory

and the next 1K locations address the internal data SRAM. An optional external Data

memory device can be placed in the same SRAM memory space. This memory device

will occupy the locations following the internal SRAM and up to as much as 64K - 1,

depending on external memory size.

When the addresses accessing the Data memory space exceed the internal data SRAM

locations, the memory device is accessed using the same instructions as for the internal

data SRAM access. When the internal data space is accessed, the read and write

strobe pins (RD and WR) are inactive during the whole access cycle. External memory

operation is enabled by setting the SRE bit in the MCUCR Register. See “Interface to

External Memory” on page 84 for details.

Accessing external memory takes one additional clock cycle per byte compared to

access of the internal SRAM. This means that the commands LD, ST, LDS, STS,

PUSH, and POP take one additional clock cycle. If the Stack is placed in external mem-

ory, interrupts, subroutine calls and returns take two clock cycles extra because the 2-

byte Program Counter is pushed and popped. When external memory interface is used

with wait state, two additional clock cycles are used per byte. This has the following

effect: Data transfer instructions take two extra clock cycles, whereas interrupt, subrou-

tine calls and returns will need four clock cycles more than specified in the Instruction

Set manual.

12

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

The five different Addressing modes for the Data memory cover: Direct, Indirect with

Displacement, Indirect, Indirect with Pre-decrement and Indirect with Post-increment. In

the Register File, registers R26 to R31 feature the indirect Addressing Pointer

Registers.

The direct addressing reaches the entire data space.

The Indirect with Displacement mode features a 63-address locations reach from the

base address given by the Y- or Z-register.

When using Register Indirect Addressing modes with automatic pre-decrement and

post-increment, the address registers X, Y, and Z are decremented and incremented.

The 32 general purpose working registers, 64 I/O Registers and the 1K byte of internal

data SRAM in the ATmega161 are all accessible through all these Addressing modes.

See the next section for a detailed description of the different Addressing modes.

Program and Data

Addressing Modes

The ATmega161 AVR RISC microcontroller supports powerful and efficient Addressing

modes for access to the Program memory (Flash) and Data memory (SRAM, Register

File and I/O memory). This section describes the different Addressing modes supported

by the AVR architecture. In the figures, OP means the operation code part of the instruc-

tion word. To simplify, not all figures show the exact location of the addressing bits.

Register Direct, Single

Register Rd

Figure 9. Direct Single Register Addressing

REGISTER FILE

0

15

4

0

OP

d

31

The operand is contained in register d (Rd).

Register Direct, Two Registers Figure 10. Direct Register Addressing, Two Registers

Rd and Rr

REGISTER FILE

0

15

9

5 4

0

OP

r

d

r

31

13

1228D–AVR–02/07

Operands are contained in registers r (Rr) and d (Rd). The result is stored in register d

(Rd).

I/O Direct

Figure 11. I/O Direct Addressing

I/O MEMORY

0

15

5

0

OP

n

P

63

Operand address is contained in six bits of the instruction word. n is the destination or

Source Register Address.

Data Direct

Figure 12. Direct Data Addressing

Data Space

$0000

20 19

31

16

0

OP

Rr/Rd

16 LSBs

15

$FFFF

A 16-bit data address is contained in the 16 LSBs of a two-word instruction. Rd/Rr spec-

ify the destination or source register.

14

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Data Indirect with

Displacement

Figure 13. Data Indirect with Displacement

Data Space

$0000

15

0

Y OR Z - REGISTER

15

10

6 5

0

OP

n

a

$FFFF

Operand address is the result of the Y- or Z-register contents added to the address con-

tained in six bits of the instruction word.

Data Indirect

Figure 14. Data Indirect Addressing

Data Space

$0000

15

0

X, Y, OR Z - REGISTER

$FFFF

Operand address is the contents of the X-, Y-, or Z-register.

Data Indirect with Pre-

decrement

Figure 15. Data Indirect Addressing with Pre-decrement

Data Space

$0000

15

0

X, Y, OR Z - REGISTER

-1

$FFFF

The X-, Y-, or Z-register is decremented before the operation. Operand address is the

decremented contents of the X-, Y-, or Z-register.

15

1228D–AVR–02/07

Data Indirect with Post-

increment

Figure 16. Data Indirect Addressing with Post-increment

Data Space

$0000

15

0

X, Y, OR Z - REGISTER

1

$FFFF

The X-, Y-, or Z-register is incremented after the operation. Operand address is the con-

tents of the X-, Y-, or Z-register prior to incrementing.

Constant Addressing Using

the LPM Instruction

Figure 17. Code Memory Constant Addressing

PROGRAM MEMORY

$000

15

1 0

Z-REGISTER

$1FFF

Constant byte address is specified by the Z-register contents. The 15 MSBs select word

address (0 - 8K), the LSB selects Low byte if cleared (LSB = 0) or High byte if set

(LSB = 1).

Indirect Program Addressing, Figure 18. Indirect Program Memory Addressing

IJMP and ICALL

PROGRAM MEMORY

$000

15

0

Z-REGISTER

$1FFF

16

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Program execution continues at address contained by the Z-register (i.e., the PC is

loaded with the contents of the Z-register).

Relative Program Addressing, Figure 19. Relative Program Memory Addressing

RJMP and RCALL

PROGRAM MEMORY

$000

15

0

PC

0

15

12 11

OP

k

$1FFF

Program execution continues at address PC + k + 1. The relative address k is -2048 to

2047.

Direct Program Addressing,

JMP and CALL

Figure 20. Direct Program Addressing

PROGRAM MEMORY

$0000

31

15

16

0

21 20

OP

16 LSBs

$1FFF

Program execution continues at the address immediate in the instruction words.

Memory Access Times

and Instruction

This section describes the general access timing concepts for instruction execution and

internal memory access.

Execution Timing

The AVR CPU is driven by the System Clock Ø, directly generated from the external

clock crystal for the chip. No internal clock division is used.

Figure 21 shows the parallel instruction fetches and instruction executions enabled by

the Harvard architecture and the fast-access Register File concept. This is the basic

pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results

for functions per cost, functions per clocks and functions per power unit.

17

1228D–AVR–02/07

Figure 21. The Parallel Instruction Fetches and Instruction Executions

T1

T2

T3

T4

System Clock Ø

1st Instruction Fetch

1st Instruction Execute

2nd Instruction Fetch

2nd Instruction Execute

3rd Instruction Fetch

3rd Instruction Execute

4th Instruction Fetch

Figure 22 shows the internal timing concept for the Register File. In a single clock cycle

an ALU operation using two register operands is executed and the result is stored back

to the destination register.

Figure 22. Single Cycle ALU Operation

T1

T2

T3

T4

System Clock Ø

Total Execution Time

Register Operands Fetch

ALU Operation Execute

Result Write Back

The internal data SRAM access is performed in two System Clock cycles as described

in Figure 23.

Figure 23. On-chip Data SRAM Access Cycles

T1

T2

T3

T4

System Clock Ø

Prev. Address

Address

Data

WR

Data

RD

18

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

l/O Memory

The I/O space definition of the ATmega161 is shown in Table 1.

Table 1. ATmega161 I/O Space⁽¹⁾

I/O Address

(SRAM Address)

$3F($5F)

$3E ($5E)

$3D ($5D)

$3B ($5B)

$3A ($5A)

$39 ($59)

$38 ($58)

$37 ($57)

$36 ($56)

$35 ($55)

$34 ($54)

$33 ($53)

$32 ($52)

$31 ($51)

$30 ($50)

$2F ($4F)

$2E ($4E)

$2D ($4D)

$2C ($4C)

$2B ($4B)

$2A ($4A)

$29 ($49)

$28 ($48)

$27 ($47)

$26 ($46)

$25 ($45)

$24 ($44)

$23 ($43)

$22 ($42)

$21 ($41)

$20 ($40)

$1F ($3F)

$1E ($3E)

$1D ($3D)

Name

Function

SREG

Status REGister

SPH

Stack Pointer High

SPL

Stack Pointer Low

GIMSK

GIFR

General Interrupt MaSK Register

General Interrupt Flag Register

Timer/Counter Interrupt MaSK Register

Timer/Counter Interrupt Flag Register

Store Program Memory Control Register

Extended MCU general Control Register

MCU general Control Register

TIMSK

TIFR

SPMCR

EMCUCR

MCUCR

MCUSR

TCCR0

TCNT0

OCR0

MCU general Status Register

Timer/Counter0 Control Register

Timer/Counter0 (8-bit)

Timer/Counter0 Output Compare Register

Special Function IO Register

SFIOR

TCCR1A

TCCR1B

TCNT1H

TCNT1L

OCR1AH

OCR1AL

OCR1BH

OCR1BL

TCCR2

ASSR

Timer/Counter1 Control Register A

Timer/Counter1 Control Register B

Timer/Counter1 High Byte

Timer/Counter1 Low Byte

Timer/Counter1 Output Compare RegisterA High Byte

Timer/Counter1 Output Compare RegisterA Low Byte

Timer/Counter1 Output Compare RegisterB High Byte

Timer/Counter1 Output Compare RegisterB Low Byte

Timer/Counter2 Control Register

Asynchronous mode StatuS Register

Timer/Counter1 Input Capture Register High Byte

Timer/Counter1 Input Capture Register Low Byte

Timer/Counter2 (8-bit)

ICR1H

ICR1L

TCNT2

OCR2

Timer/Counter2 Output Compare Register

Watchdog Timer Control Register

UART Baud Register HIgh

WDTCR

UBRRHI

EEARH

EEARL

EEDR

EEPROM Address Register High

EEPROM Address Register Low

EEPROM Data Register

19

1228D–AVR–02/07

Table 1. ATmega161 I/O Space⁽¹⁾(Continued)

I/O Address

(SRAM Address)

$1C ($3C)

$1B($3B)

$1A ($3A)

$19 ($39)

$18 ($38)

$17 ($37)

$16 ($36)

$15 ($35)

$14 ($34)

$13 ($33)

$12 ($32)

$11 ($31)

$10 ($30)

$0F ($2F)

$0E ($2E)

$0D ($2D)

$0C ($2C)

$0B ($2B)

$0A ($2A)

$09 ($29)

$08 ($28)

$07 ($27)

$06 ($26)

$05 ($25)

$03 ($23)

$02 ($22)

$01 ($21)

$00 ($20)

Name

Function

EECR

PORTA

DDRA

PINA

EEPROM Control Register

Data Register, Port A

Data Direction Register, Port A

Input Pins, Port A

PORTB

DDRB

PINB

Data Register, Port B

Data Direction Register, Port B

Input Pins, Port B

PORTC

DDRC

PINC

Data Register, Port C

Data Direction Register, Port C

Input Pins, Port C

PORTD

DDRD

PIND

Data Register, Port D

Data Direction Register, Port D

Input Pins, Port D

SPDR

SPSR

SPI I/O Data Register

SPI Status Register

SPCR

UDR0

SPI Control Register

UART0 I/O Data Register

UART0 Control and Status Register

UART0 Baud Rate Register

Analog Comparator Control and Status Register

Data Register, Port E

UCSR0A

UCSR0B

UBRR0

ACSR

PORTE

DDRE

PINE

Data Direction Register, Port E

Input Pins, Port E

UDR1

UART1 I/O Data Register

UART1 Control and Status Register

UART1 Baud Rate Register

UCSR1A

UCSR1B

UBRR1

Note:

1. Reserved and unused locations are not shown in this table.

20

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

All ATmega161 I/Os and peripherals are placed in the I/O space. The I/O locations are

accessed by the IN and OUT instructions transferring data between the 32 general pur-

pose working registers and the I/O space. I/O Registers within the address range $00 -

$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the

value of single bits can be checked by using the SBIS and SBIC instructions. Refer to

the instruction set section for more details. When using the I/O specific commands IN

and OUT, the I/O addresses $00 - $3F must be used. When addressing I/O Registers as

SRAM, $20 must be added to this address. All I/O Register addresses throughout this

document are shown with the SRAM address in parentheses.

For compatibility with future devices, reserved bits should be written to zero if accessed.

Reserved I/O memory addresses should never be written.

Some of the Status Flags are cleared by writing a logical “1” to them. Note that the CBI

and SBI instructions will operate on all bits in the I/O Register, writing a one back into

any flag read as set, thus clearing the Flag. The CBI and SBI instructions work with reg-

isters $00 to $1F only.

The I/O and Peripherals Control Registers are explained in the following sections.

The AVR Status Register (SREG) at I/O space location $3F ($5F) is defined as:

Status Register – SREG

Bit

7

I

6

T

5

H

4

S

3

V

2

N

1

Z

0

C

$3F ($5F)

Read/Write

Initial Value

SREG

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

• Bit 7 ^–I: Global Interrupt Enable

The Global Interrupt Enable bit must be set (one) for the interrupts to be enabled. The

individual interrupt enable control is then performed in separate control registers. If the

Global Interrupt Enable bit is cleared (zero), none of the interrupts are enabled indepen-

dent of the individual interrupt enable settings. The I-bit is cleared by hardware after an

interrupt has occurred and is set by the RETI instruction to enable subsequent

interrupts.

• Bit 6 ^–T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source

and destination for the operated bit. A bit from a register in the Register File can be cop-

ied into T by the BST instruction and a bit in T can be copied into a bit in a register in the

Register File by the BLD instruction.

• Bit 5 ^–H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. See the

Instruction Set description for detailed information.

• Bit 4 ^–S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two’s Comple-

ment Overflow Flag V. See the Instruction Set description for detailed information.

• Bit 3 ^–V: Two’s Complement Overflow Flag

The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See

the Instruction Set Description for detailed information.

21

1228D–AVR–02/07

• Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result after the different arithmetic and logic

operations. See the Instruction Set description for detailed information.

• Bit 1 ^–Z: Zero Flag

The Zero Flag Z indicates a zero result after the different arithmetic and logic opera-

tions. See the Instruction Set description for detailed information.

• Bit 0 ^–C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic or logic operation. See the Instruction

Set description for detailed information.

Note that the Status Register is not automatically stored when entering an interrupt rou-

tine and restored when returning from an interrupt routine. This must be handled by

software.

Stack Pointer – SP

The ATmega161 Stack Pointer is implemented as two 8-bit registers in the I/O space

locations $3E ($5E) and $3D ($5D). As the ATmega161 supports up to 64-Kbyte mem-

ory, all 16 bits are used.

Bit

15

SP15

SP7

7

14

SP14

SP6

6

13

SP13

SP5

5

12

SP12

SP4

4

11

SP11

SP3

3

10

SP10

SP2

2

9

SP9

SP1

1

8

SP8

SP0

0

$3E ($5E)

$3D ($5D)

SPH

SPL

Read/Write

Initial Value

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

The Stack Pointer points to the data SRAM Stack area where the Subroutine and Inter-

rupt Stacks are located. This Stack space in the data SRAM must be defined by the

program before any subroutine calls are executed or interrupts are enabled. The Stack

Pointer must be set to point above $60. The Stack Pointer is decremented by 1 when

data is pushed onto the Stack with the PUSH instruction, and it is decremented by 2

when an address is pushed onto the Stack with subroutine calls and interrupts. The

Stack Pointer is incremented by 1 when data is popped from the Stack with the POP

instruction, and it is incremented by 2 when an address is popped from the Stack with

return from subroutine RET or return from interrupt (RETI).

Reset and Interrupt

Handling

The ATmega161 provides 20 different interrupt sources. These interrupts and the sepa-

rate Reset Vector each have a separate Program Vector in the Program memory space.

All interrupts are assigned individual enable bits that must be set (one) together with the

I-bit in the Status Register in order to enable the interrupt.

The lowest addresses in the Program memory space are automatically defined as the

Reset and Interrupt vectors. The complete list of Vectors is shown in Table 2. The list

also determines the priority levels of the different interrupts. The lower the address, the

higher the priority level. RESET has the highest priority, and next is INT0 (the External

Interrupt Request 0) and so on.

22

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 2. Reset and Interrupt Vectors⁽¹⁾

Vector

No.

Program Address Source

Interrupt Definition

1

$000

RESET

External Pin, Power-on Reset and

Watchdog Reset

2

3

$002

$004

$006

$008

$00a

$00c

$00e

$010

$012

$014

$016

$018

$01a

$01c

$01e

$020

$022

$024

$026

$028

INT0

External Interrupt Request 0

External Interrupt Request 1

External Interrupt Request 2

Timer/Counter2 Compare Match

Timer/Counter2 Overflow

INT1

4

INT2

5

TIMER2 COMP

TIMER2 OVF

TIMER1 CAPT

TIMER1 COMPA

6

7

Timer/Counter1 Capture Event

Timer/Counter1 Compare Match A

8

9

TIMER1 COMPB Timer/Counter1 Compare Match B

10

11

12

13

14

15

16

17

18

19

20

21

TIMER1 OVF

TIMER0 COMP

TIMER0 OVF

SPI, STC

Timer/Counter1 Overflow

Timer/Counter0 Compare Match

Timer/Counter0 Overflow

Serial Transfer Complete

UART0, Rx Complete

UART0, RX

UART1, RX

UART0, UDRE

UART1, UDRE

UART0, TX

UART1, TX

EE_RDY

UART1, Rx Complete

UART0 Data Register Empty

UART1 Data Register Empty

UART0, Tx Complete

UART1, Tx Complete

EEPROM Ready

ANA_COMP

Analog Comparator

Note:

1. If BOOTRST fuse is programmed, the Reset Vector is located on program address

$1e00, see Table 39 on page 112 for details.

The most typical and general program setup for the Reset and Interrupt Vector

addresses are:

Address Labels

Code

jmp

Comments

$000

RESET

; Reset Handler

$002

EXT_INT0

EXT_INT1

EXT_INT2

TIM2_COMP

TIM2_OVF

TIM1_CAPT

TIM1_COMPA

TIM1_COMPB

TIM1_OVF

TIM0_COMP

TIM0_OVF

SPI_STC;

; IRQ0 Handler

$004

; IRQ1 Handler

$006

; IRQ2 Handler

$008

; Timer2 Compare Handler

; Timer2 Overflow Handler

; Timer1 Capture Handler

; Timer1 CompareA Handler

; Timer1 CompareB Handler

; Timer1 Overflow Handler

; Timer0 Compare Handler

; Timer0 Overflow Handler

; SPI Transfer Complete Handler

$00a

$00c

$00e

$010

$012

$014

$016

$018

23

1228D–AVR–02/07

$01a

$01c

$01e

$020

$022

$024

$026

$028

;

jmp

UART_RXC0

UART_RXC1

UART_DRE0

UART_DRE1

UART_TXC0

UART_TXC1

EE_RDY

; UART0 RX Complete Handler

; UART1 RX Complete Handler

; UDR0 Empty Handler

; UDR1 Empty Handler

; UART0 TX Complete Handler

; UART1 TX Complete Handler

; EEPROM Ready Handler

ANA_COMP

; Analog Comparator Handler

$02a

$02b

$02c

$02d

$02e

…

MAIN:

ldi r16,high(RAMEND) ; Main program start

out SPH,r16

ldi r16,low(RAMEND)

out SPL,r16

<instr> xxx

…

When the BOOTRST fuse is programmed, the most typical and general program setup

for the Reset and Interrupt Vector addresses are:

Address Labels

.org $002

$002

Code

Comments

; Reset is located at $1e000

; IRQ0 Handler

jmp

EXT_INT0

EXT_INT1

EXT_INT2

TIM2_COMP

TIM2_OVF

TIM1_CAPT

TIM1_COMPA

TIM1_COMPB

TIM1_OVF

TIM0_COMP

TIM0_OVF

SPI_STC;

UART_RXC0

UART_RXC1

UART_DRE0

UART_DRE1

UART_TXC0

UART_TXC1

EE_RDY

$004

; IRQ1 Handler

$006

; IRQ2 Handler

$008

; Timer2 Compare Handler

; Timer2 Overflow Handler

; Timer1 Capture Handler

; Timer1 CompareA Handler

; Timer1 CompareB Handler

; Timer1 Overflow Handler

; Timer0 Compare Handler

; Timer0 Overflow Handler

; SPI Transfer Complete Handler

; UART0 RX Complete Handler

; UART1 RX Complete Handler

; UDR0 Empty Handler

$00a

$00c

$00e

$010

$012

$014

$016

$018

$01a

$01c

$01e

$020

; UDR1 Empty Handler

$022

; UART0 TX Complete Handler

; UART1 TX Complete Handler

; EEPROM Ready Handler

; Analog Comparator Handler

$024

$026

$028

ANA_COMP

;

$02a

$02b

$02c

$02d

$02e

;

MAIN:

ldi r16,high(RAMEND); Main program start

out SPH,r16

ldi r16,low(RAMEND)

out SPL,r16

<instr> xxx

.org $1e00

$1e00

jmp

…

RESET

…

; Reset handler

…

24

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Reset Sources

The ATmega161 has three sources of Reset:

•

Power-on Reset. The MCU is reset when the supply voltage is below the Power-on

Reset threshold (V_POT).

External Reset. The MCU is reset when a low level is present on the RESET pin for

more than 500 ns.

Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and

the Watchdog is enabled.

During Reset, all I/O Registers are then set to their initial values and the program starts

execution from address $000. The instruction placed in address $000 must be a JMP

(relative jump) instruction to the reset handling routine. If the program never enables an

interrupt source, the Interrupt Vectors are not used and regular program code can be

placed at these locations. The circuit diagram in Figure 24 shows the Reset Logic. Table

3 and Table 4 define the timing and electrical parameters of the reset circuitry.

Figure 24. Reset Logic

DATA BUS

MCU Status

Register (MCUSR)

CKSEL[2:0]

Delay Counters

Full

CK

25

1228D–AVR–02/07

Table 3. Reset Characteristics (V_CC= 5.0V)⁽¹⁾

Symbol

Parameter

Min Typ

Max

1.8

Units

V_POT

Power-on Reset Threshold Voltage (rising)

Power-on Reset Threshold Voltage (falling)⁽¹⁾

RESET Pin Threshold Voltage

1.0

0.4

1.4

0.6

V

0.8

V_RST

0.85 V_CC

Note:

1. The Power-on Reset will not work unless the supply voltage has been below V_POT

(falling).

‘

Table 4. Reset Delay Selections⁽³⁾

CKSEL Start-up Time, V_CC= 2.7V,

Start-up Time, V_CC= 4.0V, Recommended

SUT Programmed

[2:0]

SUT Unprogrammed

Usage⁽¹⁾

000

4.2 ms + 6 CK

5.8 ms + 6 CK

External Clock, Fast

Rising Power

001

010

30 µs + 6 CK

10 µs + 6 CK

External Clock⁽²⁾

67 ms + 16K CK

92 ms + 16K CK

Crystal Oscillator,

Slowly Rising Power

011

4.2 ms + 16K CK

5.8 ms + 16K CK

Crystal Oscillator,

Fast Rising Power

100

101

30 µs + 16K CK

67 ms + 1K CK

10 µs + 16K CK

92 ms + 1K CK

Crystal Oscillator⁽²⁾

Ceramic

Resonator/External

Clock, Slowly Rising

Power

110

111

4.2 ms + 1K CK

30 µs + 1K CK

5.8 ms + 1K CK

10 µs + 1K CK

Ceramic Resonator,

Fast Rising Power

Ceramic

Resonator⁽²⁾

Notes: 1. The CKSEL fuses control only the start-up time. The Oscillator is the same for all

selections. On Power-up, the real-time part of the start-up time is increased with typ.

0.6 ms.

2. External Power-on Reset.

3. Table 4 shows the Start-up Times from Reset. From sleep, only the clock counting

part of the start-up time is used. The Watchdog Oscillator is used for timing the real-

time part of the start-up time. The number WDT Oscillator cycles used for each time-

out is shown in Table 5.

Table 5. Number of Watchdog Oscillator Cycles

SUT

Time-out

Number of Cycles

Unprogrammed

Programmed

4.2 ms (at V_CC= 2.7V)

67 ms (at V_CC= 2.7V)

5.8 ms (at V_CC= 4.0V)

92 ms (at V_CC= 4.0V)

1K

16K

4K

64K

The frequency of the Watchdog Oscillator is voltage-dependent as shown in the Electri-

cal Characteristics section. The device is shipped with CKSEL = 010.

26

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Power-on Reset

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detec-

tion level is nominally 1.4V (rising V_CC). The POR is activated whenever V_CCis below

the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as

detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reach-

ing the Power-on Reset threshold voltage invokes a delay counter, which determines

the delay, for which the device is kept in RESET after V_CCrise. The time-out period of

the delay counter can be defined by the user through the CKSEL fuses. The eight differ-

ent selections for the delay period are presented in Table 4. The RESET signal is

activated again, without any delay, when the V_CCdecreases below detection level.

Figure 25. MCU Start-up, RESET Tied to V_CC

V_POT

VCC

V_RST

RESET

t_TOUT

TIME-OUT

INTERNAL

RESET

Figure 26. MCU Start-up, RESET Controlled Externally

V_POT

VCC

V_RST

RESET

t_TOUT

TIME-OUT

INTERNAL

RESET

27

1228D–AVR–02/07

External Reset

An External Reset is generated by a low level on the RESET pin. Reset pulses longer

than 500 ns will generate a Reset, even if the clock is not running. Shorter pulses are

not guaranteed to generate a Reset. When the applied signal reaches the Reset

Threshold Voltage (V_RST) on its positive edge, the delay timer starts the MCU after the

Time-out period (t_TOUT) has expired.

Figure 27. External Reset during Operation

Watchdog Reset

When the Watchdog times out, it will generate a short reset pulse of 1 XTAL cycle dura-

tion. On the falling edge of this pulse, the delay timer starts counting the Time-out period

(t_TOUT). Refer to page 58 for details on operation of the Watchdog.

Figure 28. Watchdog Reset during Operation

28

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

MCU Status Register –

MCUSR

The MCU Status Register provides information on which reset source caused an MCU

Reset.

Bit

7

–

6

–

5

–

4

–

3

2

–

1

0

$34 ($54)

Read/Write

Initial Value

WDRF

R/W

EXTRF

R/W

PORF

R/W

MCUSR

R

0

R

0

R

0

R

0

R

See Bit Description

• Bits 7..4 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

• Bit 3 ^–WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is cleared by a Power-on Reset or by

writing a logical “0” to the Flag.

• Bit 2 ^–Res: Reserved Bit

This bit are reserved bit in the ATmega161 and always read as zero.

• Bit 1 ^–EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is cleared by a Power-on Reset or by

writing a logical “0” to the Flag.

• Bit 0 ^–PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is cleared only by writing a logical “0”

to the Flag.

To make use of the Reset Flags to identify a reset condition, the user should read and

then clear the MCUSR as early as possible in the program. If the register is cleared

before another reset occurs, the source of the reset can be found by examining the

Reset Flags.

Interrupt Handling

The ATmega161 has two 8-bit Interrupt Mask Control Registers; GIMSK (General Inter-

rupt Mask Register) and TIMSK (Timer/Counter Interrupt Mask Register).

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared (zero) and all inter-

rupts are disabled. The user software can set (one) the I-bit to enable nested interrupts.

The I-bit is set (one) when a Return from Interrupt instruction (RETI) is executed.

When the Program Counter is vectored to the actual Interrupt Vector in order to execute

the interrupt handling routine, hardware clears the corresponding flag that generated the

interrupt. Some of the Interrupt Flags can also be cleared by writing a logical “1” to the

Flag bit position(s) to be cleared.

If an interrupt condition occurs when the corresponding interrupt enable bit is cleared

(zero), the Interrupt Flag will be set and remembered until the interrupt is enabled or the

Flag is cleared by software.

If one or more interrupt conditions occur when the global interrupt enable bit is cleared

(zero), the corresponding Interrupt Flag(s) will be set and remembered until the global

interrupt enable bit is set (one), and will be executed by order of priority.

Note that external level interrupt does not have a flag and will only be remembered for

as long as the interrupt condition is present.

29

1228D–AVR–02/07

Note that the Status Register is not automatically stored when entering an interrupt rou-

tine or restored when returning from an interrupt routine. This must be handled by

software.

Interrupt Response Time

The interrupt execution response for all the enabled AVR interrupts is four clock cycles

minimum. After four clock cycles, the Program Vector address for the actual interrupt

handling routine is executed. During this four-clock-cycle period, the Program Counter

(13 bits) is pushed onto the Stack. The Vector is normally a jump to the interrupt routine,

and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-

cycle instruction, this instruction is completed before the interrupt is served. If an inter-

rupt occurs when the MCU is in Sleep mode, the interrupt execution response time is

increased by four clock cycles.

A return from an interrupt handling routine takes four clock cycles. During these four

clock cycles, the Program Counter (2 bytes) is popped back from the Stack, the Stack

Pointer is incremented by 2, and the I-Flag in SREG is set. When AVR exits from an

interrupt, it will always return to the main program and execute one more instruction

before any pending interrupt is served.

General Interrupt Mask

Register – GIMSK

Bit

7

6

5

INT2

R

4

–

3

–

2

–

1

–

0

–

$3B ($5B)

Read/Write

Initial Value

INT1

R/W

0

INT0

R/W

0

GIMSK

R

0

R

0

R

0

R

0

R

0

• Bit 7 ^–INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one),

the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and

ISC10) in the MCU general Control Register (MCUCR) define whether the external

interrupt is activated on rising and/or falling edge of the INT1 pin or is level-sensed.

Activity on the pin will cause an interrupt request even if INT1 is configured as an output.

The corresponding interrupt of External Interrupt Request 1 is executed from Program

memory address $004. See also “External Interrupts”.

• Bit 6 ^–INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one),

the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and

ISC00) in the MCU general Control Register (MCUCR) define whether the external

interrupt is activated on rising and/or falling edge of the INT0 pin or is level-sensed.

Activity on the pin will cause an interrupt request even if INT0 is configured as an output.

The corresponding interrupt of External Interrupt Request 0 is executed from Program

memory address $002. See also “External Interrupts.”

• Bit 5 – INT2: External Interrupt Request 2 Enable

When the INT2 bit is set (one) and the I-bit in the Status Register (SREG) is set (one),

the external pin interrupt is activated. The Interrupt Sense Control2 bit (ISC02 in the

Extended MCU Control Register [EMCUCR]) defines whether the external interrupt is

activated on rising or falling edge of the INT2 pin. Activity on the pin will cause an inter-

rupt request even if INT2 is configured as an output. The corresponding interrupt of

External Interrupt Request 2 is executed from Program memory address $006. See also

“External Interrupts.”

30

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bits 4..0 – Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

General Interrupt Flag

Register – GIFR

Bit

7

INTF1

R/W

0

6

INTF0

R/W

0

5

INTF2

R/W

0

4

–

3

–

2

–

1

–

0

–

$3A ($5A)

Read/Write

Initial Value

GIFR

R

0

R

0

R

0

R

0

R

0

• Bit 7 ^–INTF1: External Interrupt Flag1

When an event on the INT1 pin triggers an interrupt request, INTF1 becomes set (one).

If the I-bit in SREG and the INT1 bit in GIMSK are set (one), the MCU will jump to the

Interrupt Vector at address $004. The Flag is cleared when the interrupt routine is exe-

cuted. Alternatively, the Flag can be cleared by writing a logical “1” to it.

• Bit 6 ^–INTF0: External Interrupt Flag0

When an event on the INT0 pin triggers an interrupt request, INTF0 becomes set (one).

If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the

Interrupt Vector at address $002. The Flag is cleared when the interrupt routine is exe-

cuted. Alternatively, the Flag can be cleared by writing a logical “1” to it.

• Bit 5 ^–INTF2: External Interrupt Flag2

When an event on the INT2 pin triggers an interrupt request, INTF2 becomes set (one).

If the I-bit in SREG and the INT2 bit in GIMSK are set (one), the MCU will jump to the

Interrupt Vector at address $006. The Flag is cleared when the interrupt routine is exe-

cuted. Alternatively, the Flag can be cleared by writing a logical “1” to it.

• Bits 4..0 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

Timer/Counter Interrupt Mask

Register – TIMSK

Bit

7

TOIE1

R/W

0

6

OCIE1A

R/W

0

5

OCIE1B

R/W

0

4

TOIE2

R/W

0

3

TICIE1

R/W

0

2

OCIE2

R/W

0

1

TOIE0

R/W

0

OCIE0

R/W

0

$39 ($59)

Read/Write

Initial Value

TIMSK

• Bit 7 ^–TOIE1: Timer/Counter1 Overflow Interrupt Enable

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter1 Overflow interrupt is enabled. The corresponding interrupt (at Vector

$012) is executed if an overflow in Timer/Counter1 occurs, i.e., when the TOV1 bit is set

in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 6 ^–OCE1A: Timer/Counter1 Output CompareA Match Interrupt Enable

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter1 CompareA Match interrupt is enabled. The corresponding interrupt (at

Vector $00e) is executed if a Compare A Match in Timer/Counter1 occurs, i.e., when the

OCF1A bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

31

1228D–AVR–02/07

• Bit 5 – OCIE1B: Timer/Counter1 Output CompareB Match Interrupt Enable

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter1 CompareB Match interrupt is enabled. The corresponding interrupt (at

Vector $010) is executed if a Compare B Match in Timer/Counter1 occurs, i.e., when the

OCF1B bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 4 ^–TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt (at Vector

$00a) is executed if an overflow in Timer/Counter2 occurs, i.e., when the TOV2 bit is set

in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 3 ^–TICIE1: Timer/Counter1 Input Capture Interrupt Enable

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt

(at Vector $00C) is executed if a capture-triggering event occurs on pin 31, ICP, i.e.,

when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 2 ^–OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable

When the OCIE2 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter2 Compare Match interrupt is enabled. The corresponding interrupt (at

Vector $008) is executed if a Compare2 match in Timer/Counter2 occurs, i.e., when the

OCF2 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 1 ^–TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt (at Vector

$016) is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set

in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 0 ^–OCIE0: Timer/Counter0 Output Compare Match Interrupt Enable

When the OCIE0 bit is set (one) and the I-bit in the Status Register is set (one), the

Timer/Counter0 Compare Match interrupt is enabled. The corresponding interrupt (at

Vector $014) is executed if a Compare 0 Match in Timer/Counter0 occurs, i.e., when the

OCF0 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

32

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Timer/Counter Interrupt Flag

Register – TIFR

Bit

7

TOV1

R/W

0

6

OCF1A

R/W

0

5

OCIFB

R/W

0

4

TOV2

R/W

0

3

2

OCF2

R/W

0

1

TOV0

R/W

0

OCF0

R/W

0

$38 ($58)

Read/Write

Initial Value

ICF1

R/W

0

TIFR

• Bit 7 ^–TOV1: Timer/Counter1 Overflow Flag

The TOV1 is set (one) when an overflow occurs in Timer/Counter1. TOV1 is cleared by

hardware when executing the corresponding Interrupt Handling Vector. Alternatively,

TOV1 is cleared by writing a logical “1” to the Flag. When the I-bit in SREG, and TOIE1

(Timer/Counter1 Overflow Interrupt Enable), and TOV1 are set (one), the

Timer/Counter1 Overflow Interrupt is executed. In PWM mode, this bit is set when

Timer/Counter1 changes counting direction at $0000.

• Bit 6 ^–OCF1A: Output Compare Flag 1A

The OCF1A bit is set (one) when a compare match occurs between the Timer/Counter1

and the data in OCR1A (Output Compare Register 1A). OCF1A is cleared by hardware

when executing the corresponding Interrupt Handling Vector. Alternatively, OCF1A is

cleared by writing a logical “1” to the Flag. When the I-bit in SREG and OCIE1A

(Timer/Counter1 Compare Match Interrupt A Enable) and OCF1A are set (one), the

Timer/Counter1 Compare A Match Interrupt is executed.

• Bit 5 ^–OCF1B: Output Compare Flag 1B

The OCF1B bit is set (one) when a compare match occurs between the Timer/Counter1

and the data in OCR1B (Output Compare Register 1B). OCF1B is cleared by hardware

when executing the corresponding Interrupt Handling Vector. Alternatively, OCF1B is

cleared by writing a logical “1” to the Flag. When the I-bit in SREG and OCIE1B

(Timer/Counter1 Compare Match Interrupt B Enable) and OCF1B are set (one), the

Timer/Counter1 Compare B Match Interrupt is executed.

• Bit 4 ^–TOV2: Timer/Counter2 Overflow Flag

The bit TOV2 is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared

by hardware when executing the corresponding Interrupt Handling Vector. Alternatively,

TOV2 is cleared by writing a logical “1” to the Flag. When the SREG I-bit and TOIE2

(Timer/Counter2 Overflow Interrupt Enable) and TOV2 are set (one), the

Timer/Counter2 Overflow interrupt is executed.

• Bit 3 ^–ICF1: Input Capture Flag 1

The ICF1 bit is set (one) to flag an Input Capture Event, indicating that the

Timer/Counter1 value has been transferred to the Input Capture Register (ICR1). ICF1

is cleared by hardware when executing the corresponding Interrupt Handling Vector.

Alternatively, ICF1 is cleared by writing a logical “1” to the Flag. When the SREG I-bit

and TICIE1 (Timer/Counter1 Input Capture Interrupt Enable) and ICF1 are set (one), the

Timer/Counter1 Capture Interrupt is executed.

• Bit 2 ^–OCF2: Output Compare Flag 2

The OCF2 bit is set (one) when a Compare Match occurs between the Timer/Counter2

and the data in OCR2 (Output Compare Register 2). OCF2 is cleared by hardware when

executing the corresponding Interrupt Handling Vector. Alternatively, OCF2 is cleared

by writing a logical “1” to the Flag. When the I-bit in SREG and OCIE2 (Timer/Counter2

33

1228D–AVR–02/07

Compare match InterruptA Enable) and the OCF2 are set (one), the Timer/Counter2

Compare match Interrupt is executed.

• Bit 1 ^–TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared

by hardware when executing the corresponding Interrupt Handling Vector. Alternatively,

TOV0 is cleared by writing a logical “1” to the Flag. When the SREG I-bit and TOIE0

(Timer/Counter0 Overflow Interrupt Enable) and TOV0 are set (one), the

Timer/Counter0 Overflow interrupt is executed.

• Bit 2 ^–OCF0: Output Compare Flag 0

The OCF0 bit is set (one) when compare match occurs between the Timer/Counter0

and the data in OCR0 (Output Compare Register 0). OCF0 is cleared by hardware when

executing the corresponding Interrupt Handling Vector. Alternatively, OCF0 is cleared

by writing a logical “1” to the Flag. When the I-bit in SREG and OCIE0 (Timer/Counter0

Compare match InterruptA Enable) and the OCF0 are set (one), the Timer/Counter0

Compare match Interrupt is executed.

External Interrupts

The external interrupts are triggered by the INT0, INT1, and INT2 pins. Observe that, if

enabled, the interrupts will trigger even if the INT0/INT1/INT2 pins are configured as out-

puts. This feature provides a way of generating a software interrupt. The external

interrupts can be triggered by a falling or rising edge or a low level (INT2 is only an edge

triggered interrupt). This is set up as indicated in the specification for the MCU Control

Register – MCUCR (INT0/INT1) and EMCUCR (INT2). When the external interrupt is

enabled and is configured as level triggered (only INT0/INT1), the interrupt will trigger as

long as the pin is held low.

MCU Control Register –

MCUCR

The MCU Control Register contains control bits for general MCU functions.

Bit

7

6

SRW10

R/W

0

5

SE

R/W

0

4

3

ISC11

R/W

0

2

ISC10

R/W

0

1

ISC01

R/W

0

ISC00

R/W

0

$35 ($55)

Read/Write

Initial Value

SRE

R/W

0

SM1

R/W

0

MCUCR

• Bit 7 ^–SRE: External SRAM Enable

When the SRE bit is set (one), the external Data memory interface is enabled and the

pin functions AD0 - 7 (Port A), A8 - 5 (Port C), ALE (Port E), WR, and RD (Port D) are

activated as the alternate pin functions. The SRE bit overrides any pin direction settings

in the respective Data Direction Registers. See Figure 50 through Figure 53 for a

description of the external memory pin functions. When the SRE bit is cleared (zero),

the external Data memory interface is disabled and the normal pin and data direction

settings are used.

• Bit 6 ^–SRW10: External SRAM Wait State

The SRW10 bit is used to set up extra wait states in the external memory interface. See

“Double-speed Transmission” on page 78 for a detailed description.

• Bit 5 ^–SE: Sleep Enable

The SE bit must be set (one) to make the MCU enter the Sleep mode when the SLEEP

instruction is executed. To avoid the MCU entering the Sleep mode unless it is the pro-

34

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

grammer’s purpose, it is recommended to set the Sleep Enable (SE) bit just before the

execution of the SLEEP instruction.

• Bit 4 ^–SM1: Sleep Mode Select Bit 1

The SM1 bit, together with the SM0 control bit in EMCUCR, selects between the three

available Sleep modes as shown in Table 6.

Table 6. Sleep Mode Select

SM1

SM0

Sleep Mode

Idle

0

1

0

1

0

1

Reserved

Power-down

Power-save

• Bits 3, 2 ^–ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-Flag and the

corresponding interrupt mask in the GIMSK are set. The level and edges on the external

INT1 pin that activate the interrupt are defined in Table 7. The value on the INT1 pin is

sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last

longer than one clock period will generate an interrupt. Shorter pulses are not guaran-

teed to generate an interrupt. If low-level interrupt is selected, the low level must be held

until the completion of the currently executing instruction to generate an interrupt.

Table 7. Interrupt 1 Sense Control

ISC11

ISC10

Description

0

1

0

1

0

1

The low level of INT1 generates an interrupt request.

Any logical change on INT1 generates an interrupt request.

The falling edge of INT1 generates an interrupt request.

The rising edge of INT1 generates an interrupt request.

• Bits 1, 0 ^–ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-Flag and the

corresponding interrupt mask is set. The level and edges on the external INT0 pin that

activate the interrupt are defined in Table 8. The value on the INT0 pin is sampled

before detecting edges. If edge or toggle interrupt is selected, pulses that last longer

than one clock period will generate an interrupt. Shorter pulses are not guaranteed to

generate an interrupt. If low-level interrupt is selected, the low level must be held until

the completion of the currently executing instruction to generate an interrupt.

Table 8. Interrupt 0 Sense Control

ISC01

ISC00

Description

0

1

0

1

0

1

The low level of INT0 generates an interrupt request.

Any logical change on INT0 generates an interrupt request.

The falling edge of INT0 generates an interrupt request.

The rising edge of INT0 generates an interrupt request.

35

1228D–AVR–02/07

Extended MCU Control

Register – EMCUCR

The Extended MCU Control Register contains control bits for External Interrupt 2, Sleep

mode bit and control bits for the external memory interface.

Bit

7

6

SRL2

R/W

0

5

SRL1

R/W

0

4

SRL0

R/W

0

3

SRW01

R/W

0

2

SRW00

R/W

0

1

SRW11

R/W

0

$36 ($56)

Read/Write

Initial Value

SM0

R/W

0

ISC2

R/W

0

EMCUCR

• Bit 7 ^–SM0: Sleep Mode Bit 0

When this bit is set (one) and Sleep mode bit 1 (SM1) in MCUCR is set, Power-save

mode is selected as Sleep mode. Refer to page 36 for a detailed description of the

Sleep modes.

• Bits 6..4 ^–SRL2, SRL1, SRL0: External SRAM Limit

It is possible to configure different wait states for different external memory addresses in

ATmega161. The SRL2 - SRL0 bits are used to define at which address the different

wait states will be configured. See “Interface to External Memory” on page 84 for a

detailed description.

• Bits 3..1 ^–SRW01, SRW00, SRW11: External SRAM Wait State Select Bits

The SRW01, SRW00 and SRW11 bits are used to set up extra wait states in the exter-

nal memory interface. See “Interface to External Memory” on page 84 for a detailed

description.

• Bit 0 ^–ISC2: Interrupt Sense Control 2

The external interrupt 2 is activated by the external pin INT2 if the SREG I-Flag and the

corresponding interrupt mask in the GIMSK are set. If ISC2 is cleared (zero), a falling

edge on INT2 activates the interrupt. If ISC2 is set (one), a rising edge on INT2 activates

the interrupt. Edges on INT2 are registered asynchronously. Pulses on INT2 wider than

50 ns will generate an interrupt. Shorter pulses are not guaranteed to generate an

interrupt.

When changing the ISC2 bit, an interrupt can occur. Therefore, it is recommended to

first disable INT2 by clearing its Interrupt Enable bit in the GIMSK Register. Then, ISC2

bit can be changed. Finally, the INT2 Interrupt Flag should be cleared by writing a logical

“1” to its Interrupt Flag bit in the GIFR Register before the interrupt is re-enabled.

Sleep Modes

To enter any of the three Sleep modes, the SE bit in MCUCR must be set (one) and a

SLEEP instruction must be executed. The SM1 bit in the MCUCR Register and SM0 bit

in the EMCUCR Register select which Sleep mode (Idle, Power-down or Power-save)

will be activated by the SLEEP instruction (see Table 6). If an enabled interrupt occurs

while the MCU is in a Sleep mode, the MCU awakes. The CPU is then halted for four

cycles, it executes the interrupt routine, and resumes execution from the instruction fol-

lowing SLEEP. The contents of the Register File, SRAM and I/O memory are unaltered.

If a reset occurs during Sleep mode, the MCU wakes up and executes from the Reset

Vector.

Idle Mode

When the SM1/SM0 bits are set to 00, the SLEEP instruction makes the MCU enter the

Idle mode, stopping the CPU but allowing SPI, UARTs, Analog Comparator,

Timer/Counters, Watchdog, and the Interrupt System to continue operating. This

enables the MCU to wake up from external triggered interrupts as well as internal ones

like the Timer Overflow and UART Receive Complete interrupts. If wake-up from the

36

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Analog Comparator interrupt is not required, the Analog Comparator can be powered

down by setting the ACD bit in the Analog Comparator Control and Status Register

(ACSR). This will reduce power consumption in Idle mode.

Power-down Mode

When the SM1/SM0 bits are set to 10, the SLEEP instruction makes the MCU enter the

Power-down mode. In this mode, the external Oscillator is stopped while the external

interrupts and the Watchdog (if enabled) continue operating. Only an External Reset, a

Watchdog Reset (if enabled), an external level interrupt on INT0 or INT1, or an external

edge interrupt on INT2 can wake up the MCU.

If INT2 is used for wake-up from Power-down mode, the edge is remembered until the

MCU wakes up.

If a level-triggered interrupt is used for wake-up from Power-down mode, the changed

level must be held for some time to wake up the MCU. This makes the MCU less sensi-

tive to noise. The changed level is sampled twice by the Watchdog Oscillator clock, and

if the input has the required level during this time, the MCU will wake up. The period of

the Watchdog Oscillator is 1 µs (nominal) at 5.0V and 25°C. The frequency of the

Watchdog Oscillator is voltage-dependent as shown in the Electrical Characteristics

section.

When waking up from Power-down mode, a delay from the wake-up condition occurs

until the wake-up becomes effective. This allows the clock to restart and become stable

after having been stopped. The wake-up period is defined by the same CKSEL fuses

that define the Reset Time-out period. The wake-up period is equal to the clock counting

part of the reset period, as shown in Table 4. If the wake-up condition disappears before

the MCU wakes up and starts to execute, e.g., a low level on INT0 is not held long

enough, the interrupt causing the wake-up will not be executed.

Power-save Mode

When the SM1/SM0 bits are 11, the SLEEP instruction makes the MCU enter the

Power-save mode. This mode is identical to Power-down, with one exception.

If Timer/Counter2 is clocked asynchronously, i.e., the AS2 bit in ASSR is set,

Timer/Counter2 will run during sleep. In addition to the Power-down wake-up sources,

the device can also wake up from either Timer Overflow or Output Compare event from

Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in

TIMSK and the global interrupt enable bit in SREG is set.

If the asynchronous timer is not clocked asynchronously, Power-down mode is recom-

mended instead of Power-save mode because the contents of the register in the

asynchronous timer should be considered undefined after wake-up in Power-save mode

even if AS2 is 0.

37

1228D–AVR–02/07

Timer/Counters

The ATmega161 provides three general purpose Timer/Counters – two 8-bit T/Cs and

one 16-bit T/C. Timer/Counter2 can optionally be asynchronously clocked from an exter-

nal Oscillator. This Oscillator is optimized for use with a 32.768 kHz watch crystal,

enabling use of Timer/Counter2 as a Real-time Clock (RTC). Timer/Counters 0 and 1

have individual prescaling selection from the same 10-bit prescaling timer.

Timer/Counter2 has its own prescaler. Both these prescalers can be Reset by setting

the corresponding control bits in the Special Functions IO Register (SFIOR). Refer to

page 39 for a detailed description. These Timer/Counters can either be used as a timer

with an internal clock time base or as a counter with an external pin connection, which

triggers the counting.

Timer/Counter

Prescalers

Figure 29. Prescaler for Timer/Counter0 and 1

Clear

PSR10

TCK1

TCK0

For Timer/Counters 0 and 1, the four prescaled selections are: CK/8, CK/64, CK/256,

and CK/1024, where CK is the Oscillator clock. For the two Timer/Counters 0 and 1, CK,

external source and stop can also be selected as clock sources. Setting the PSR10 bit

in SFIOR Resets the prescaler. This allows the user to operate with a predictable pres-

caler. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a

Prescaler Reset will affect both Timer/Counters.

38

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 30. Timer/Counter2 Prescaler

CK

PCK2

10-BIT T/C PRESCALER

Clear

TOSC1

AS2

PSR2

0

CS20

CS21

CS22

TIMER/COUNTER2 CLOCK SOURCE

TCK2

The clock source for Timer/Counter2 prescaler is named PCK2. PCK2 is by default con-

nected to the main system clock (CK). By setting the AS2 bit in ASSR, Timer/Counter2

is asynchronously clocked from the PD4(TOSC1) pin. This enables use of

Timer/Counter2 as a Real-time Clock (RTC). When AS2 is set, pins PD4(TOSC1) and

PD5(TOSC2) are disconnected from Port D. A crystal can then be connected between

the PD4(TOSC1) and PD5(TOSC2) pins to serve as an independent clock source for

Timer/Counter2. The Oscillator is optimized for use with a 32.768 kHz crystal. Alterna-

tively, an external clock signal can be applied to PD4(TOSC1). The frequency of this

clock must be lower than one fourth of the CPU clock and not higher than 256 kHz. Set-

ting the PSR2 bit in SFIOR Resets the prescaler. This allows the user to operate with a

predictable prescaler.

Special Function IO Register –

SFIOR

Bit

7

–

6

–

5

–

4

–

3

–

2

–

1

PSR2

R/W

0

PSR10

R/W

0

$30 ($50)

Read/Write

Initial Value

SFIOR

R

0

R

0

R

0

R

0

R

0

R

0

• Bits 7..2 – Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

• Bit 1 ^–PSR2: Prescaler Reset Timer/Counter2

When this bit is set (one), the Timer/Counter2 prescaler will be reset. The bit will be

cleared by hardware after the operation is performed. Writing a zero to this bit will have

no effect. This bit will always be read as zero if Timer/Counter2 is clocked by the internal

CPU clock. If this bit is written when Timer/Counter2 is operating in asynchronous

mode, however, the bit will remain as one until the prescaler has been reset. See “Asyn-

chronous Operation of Timer/Counter2” on page 48 for a detailed description of

asynchronous operation.

39

1228D–AVR–02/07

• Bit 0 – PSR10: Prescaler Reset Timer/Counter1 and Timer/Counter0

When this bit is set (one), the Timer/Counter1 and Timer/Counter0 prescaler will be

reset. The bit will be cleared by hardware after the operation is performed. Writing a

zero to this bit will have no effect. Note that Timer/Counter1 and Timer/Counter0 share

the same prescaler and a reset of this prescaler will affect both timers. This bit will

always be read as zero.

8-bit Timer/Counters

T/C0 and T/C2

Figure 31 shows the block diagram for Timer/Counter0. Figure 32 shows the block dia-

gram for Timer/Counter2.

Figure 31. Timer/Counter0 Block Diagram

T/C0 OVER- T/C0 COMPARE

FLOW IRQ

MATCH IRQ

TIMER INT. MASK

REGISTER (TIMSK)

TIMER INT. FLAG

REGISTER (TIFR)

T/C0 CONTROL

REGISTER (TCCR0)

SPECIAL FUNCTIONS

IO REGISTER (SFIOR)

7

0

T/C CLEAR

TIMER/COUNTER0

(TCNT0)

T/C CLK SOURCE

UP/DOWN

CK

T0

CONTROL

LOGIC

8-BIT COMPARATOR

OUTPUT COMPARE

REGISTER0 (OCR0)

40

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 32. Timer/Counter2 Block Diagram

T/C2 OVER- T/C2 COMPARE

FLOW IRQ

MATCH IRQ

8-BIT DATA BUS

8-BIT ASYNCH T/C2 DATA BUS

SPECIAL FUNCTIONS

IO REGISTER (SFIOR)

T/C2 CONTROL

REGISTER (TCCR2)

TIMER INT. MASK

REGISTER (TIMSK)

TIMER INT. FLAG

REGISTER (TIFR)

7

0

T/C CLEAR

TIMER/COUNTER2

(TCNT2)

T/C CLK SOURCE

UP/DOWN

CK

CONTROL

LOGIC

TOSC1

8-BIT COMPARATOR

OUTPUT COMPARE

REGISTER2 (OCR2)

ASYNCH. STATUS

REGISTER (ASSR)

CK

TCK2

SYNCH UNIT

The 8-bit Timer/Counter0 can select clock source from CK, prescaled CK or an external

pin.The 8-bit Timer/Counter2 can select clock source from CK, prescaled CK or external

TOSC1.

Both Timer/Counters can be stopped as described in sections “Timer/Counter0 Control

Register ^–TCCR0” and “Timer/Counter2 Control Register – TCCR2”.

The various Status Flags (Overflow and Compare Match) are found in the

Timer/Counter Interrupt Flag Register (TIFR). Control signals are found in the

Timer/Counter Control Register (TCCR0 and TCCR2). The interrupt enable/disable set-

tings are found in the Timer/Counter Interrupt Mask Register (TIMSK).

When Timer/Counter0 is externally clocked, the external signal is synchronized with the

Oscillator frequency of the CPU. To assure proper sampling of the external clock, the

minimum time between two external clock transitions must be at least one internal CPU

clock period. The external clock signal is sampled on the rising edge of the internal CPU

clock.

The 8-bit Timer/Counters feature both a high resolution and a high accuracy usage with

the lower prescaling opportunities. Similarly, the high prescaling opportunities make the

Timer/Counter0 useful for lower speed functions or exact timing functions with infre-

quent actions.

Timer/Counters 0 and 2 can also be used as 8-bit Pulse Width Modulators. In this

mode, the Timer/Counter and the Output Compare Register serve as a glitch-free,

stand-alone PWM with centered pulses. Refer to page 44 for a detailed description of

this function.

41

1228D–AVR–02/07

Timer/Counter0 Control

Register – TCCR0

Bit

7

FOC0

R/W

0

6

PWM0

R/W

0

5

COM01

R/W

0

4

COM00

R/W

0

3

CTC0

R/W

0

2

CS02

R/W

0

1

CS01

R/W

0

CS00

R/W

0

$33 ($53)

Read/Write

Initial Value

TCCR0

TCCR2

Timer/Counter2 Control

Register – TCCR2

Bit

7

FOC2

R/W

0

6

PWM2

R/W

0

5

COM21

R/W

0

4

COM20

R/W

0

3

CTC2

R/W

0

2

CS22

R/W

0

1

CS21

R/W

0

CS20

R/W

0

$27 ($47)

Read/Write

Initial Value

• Bit 7 ^–FOC0/FOC2: Force Output Compare

Writing a logical “1” to this bit forces a change in the compare match output pin PB0

(Timer/Counter0) and PB1 (Timer/Counter2) according to the values already set in

COMn1 and COMn0. If the COMn1 and COMn0 bits are written in the same cycle as

FOC0/FOC2, the new settings will not take effect until the next compare match or

Forced Output Compare Match occurs. The Force Output Compare bit can be used to

change the output pin without waiting for a compare match in the timer. The automatic

action programmed in COMn1 and COMn0 happens as if a Compare Match had

occurred, but no interrupt is generated and the Timer/Counters will not be cleared even

if CTC0/CTC2 is set. The FOC0/FOC2 bits will always be read as zero. The setting of

the FOC0/FOC2 bits has no effect in PWM mode.

• Bit 6 ^–PWM0/PWM2: Pulse Width Modulator Enable

When set (one), this bit enables PWM mode for Timer/Counter0 or Timer/Counter2.

This mode is described on page 44.

• Bits 5, 4 ^–COM01, COM00/COM21, COM20: Compare Output Mode, Bits 1 and 0

The COMn1 and COMn0 control bits determine any output pin action following a com-

pare match in Timer/Counter0 or Timer/Counter2. Output pin actions affect pins

PB0(OC0) or PB1(OC2). This is an alternative function to an I/O port and the corre-

sponding direction control bit must be set (one) to control an output pin. The control

configuration is shown in Table 9.

Table 9. Compare Mode Select⁽¹⁾⁽²⁾

COMn1

COMn0

Description

0

1

0

1

0

1

Timer/Counter disconnected from output pin OCn.

Toggle the OCn output line.

Clear the OCn output line (to zero).

Set the OCn output line (to one).

Notes: 1. In PWM mode, these bits have a different function. Refer to Table 12 for a detailed

description.

2. n = 0 or 2

• Bit 3 – CTC0/CTC2: Clear Timer/Counter on Compare Match

When the CTC0 or CTC2 control bit is set (one), Timer/Counter0 or Timer/Counter2 is

reset to $00 in the CPU clock cycle after a compare match. If the control bit is cleared,

the Timer/Counter continues counting and is unaffected by a compare match. When a

42

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

prescaling of 1 is used, and the compare register is set to C, the timer will count as fol-

lows if CTC0/CTC2 is set:

... | C-1 | C | 0 | 1 | ...

When the prescaler is set to divide by 8, the timer will count like this:

... | C-1, C-1, C-1, C-1, C-1, C-1, C-1, C-1 | C, C, C, C, C, C, C, C | 0, 0, 0, 0, 0, 0, 0, 0 |

1, 1, 1, ...

In PWM mode, this bit has a different function. If the CTC0 or CTC2 bit is cleared in

PWM mode, the Timer/Counter acts as an up/down counter. If the CTC0 or CTC2 bit is

set (one), the Timer/Counter wraps when it reaches $FF. Refer to page 44 for a detailed

description.

• Bits 2, 1, 0 ^–CS02, CS01, CS00/CS22, CS21, CS20: Clock Select Bits 2, 1 and 0

The Clock Select bits 2, 1, and 0 define the prescaling source of Timer/Counter0 and

Timer/Counter2.

Table 10. Clock 0 Prescale Select

CS02

CS01

CS00

Description

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Stop, the Timer/Counter0 is stopped.

CK

CK/8

CK/64

CK/256

CK/1024

External Pin PB0(T0), falling edge

External Pin PB0(T0), rising edge

Table 11. Clock 2 Prescale Select

CS22

CS21

CS20

Description

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Stop, the Timer/Counter2 is stopped.

PCK2

PCK2/8

PCK2/32

PCK2/64

PCK2/128

PCK2/256

PCK2/1024

The Stop condition provides a Timer Enable/Disable function. The prescaled modes are

scaled directly from the CK Oscillator clock for Timer/Counter0 and PCK2 for

Timer/Counter2. If the external pin modes are used for Timer/Counter0, transitions on

PB0/(T0) will clock the counter even if the pin is configured as an output. This feature

can give the user software control of the counting.

43

1228D–AVR–02/07

Timer Counter0 – TCNT0

Timer/Counter2 – TCNT2

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$32 ($52)

Read/Write

Initial Value

LSB

R/W

0

TCNT0

TCNT2

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$23 ($43)

Read/Write

Initial Value

LSB

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

These 8-bit registers contain the value of the Timer/Counters.

Both Timer/Counters are realized as up or up/down (in PWM mode) counters with read

and write access. If the Timer/Counter is written to and a clock source is selected, it con-

tinues counting in the timer clock cycle following the write operation.

Timer/Counter0 Output

Compare Register – OCR0

Bit

7

6

5

4

3

2

1

0

$31 ($51)

Read/Write

Initial Value

MSB

R/W

0

LSB

R/W

0

OCR0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

Timer/Counter2 Output

Compare Register – OCR2

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$22 ($42)

Read/Write

Initial Value

LSB

R/W

0

OCR2

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

The Output Compare Registers are 8-bit read/write registers. The Timer/Counter Output

Compare Registers contain the data to be continuously compared with the

Timer/Counter. Actions on compare matches are specified in TCCR0 and TCCR2. A

software write to the Timer/Counter Register blocks compare matches in the next

Timer/Counter clock cycle. This prevents immediate interrupts when initializing the

Timer/Counter.

A compare match will set the Compare Interrupt Flag in the CPU clock cycle following

the compare event.

Timer/Counters 0 and 2 in

PWM Mode

When PWM mode is selected, the Timer/Counter either wraps (overflows) when it

reaches $FF or it acts as an up/down counter.

If the up/down mode is selected, the Timer/Counter and the Output Compare Registers

(OCR0 or OCR2) form an 8-bit, free-running, glitch-free and phase-correct PWM with

outputs on the PB0(OC0/PWM0) or PB1(OC2/PWM2) pin.

If the Overflow mode is selected, the Timer/Counter and the Output Compare Registers

(OCR0 or OCR2) form an 8-bit, free-running and glitch-free PWM, operating with twice

the speed of the up/down counting mode.

44

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

PWM Modes (Up/Down and

Overflow)

The two different PWM modes are selected by the CTC0 or CTC2 bit in the

Timer/Counter Control Registers – TCCR0 or TCCR2, respectively.

If CTC0/CTC2 is cleared and PWM mode is selected, the Timer/Counter acts as an

up/down counter, counting up from $00 to $FF, where it turns and counts down again to

zero before the cycle is repeated. When the counter value matches the contents of the

Output Compare Register, the PB0(OC0/PWM0) or PB1(OC2/PWM2) pin is set or

cleared according to the settings of the COMn1/COMn0 bits in the Timer/Counter Con-

trol Registers TCCR0 or TCCR2.

If CTC0/CTC2 is set and PWM mode is selected, the Timer/Counters will wrap and start

counting from $00 after reaching $FF. The PB0(OC0/PWM0) or PB1(OC2/PWM2) pin

will be set or cleared according to the settings of COMn1/COMn0 on a Timer/Counter

overflow or when the counter value matches the contents of the Output Compare Regis-

ter. Refer to Table 12 for details.

Table 12. Compare Mode Select in PWM Mode⁽¹⁾

CTCn COMn1 COMn0 Effect on Compare Pin

Frequency

0

1

Not connected

Cleared on compare match, up-counting. Set on

compare match, down-counting (non-inverted

PWM).

0

1

0

1

f

^TCK0/2/510

Cleared on compare match, down-counting. Set

on compare match, up-counting (inverted PWM).

f^TCK0/2/510

1

0

1

0

1

Not connected

1

0

Not connected

1

Cleared on compare match, set on overflow

Set on compare match, cleared on overflow

f^TCK0/2/256

^TCK0/2/256

1

f

Note:

1. n = 0 or 2

Note that in PWM mode, the value to be written to the Output Compare Register is first

transferred to a temporary location and then latched into the OCR when the

Timer/Counter reaches $FF. This prevents the occurrence of odd-length PWM pulses

(glitches) in the event of an unsynchronized OCR0 or OCR2 write. See Figure 33 and

Figure 34 for examples.

45

1228D–AVR–02/07

Figure 33. Effects of Unsynchronized OCR Latching in Up/Down Mode

Compare Value changes

Counter Value

Compare Value

PWM Output OCn

Synchronized OCn Latch

Compare Value changes

Counter Value

Compare Value

PWM Output OCn

Glitch

Unsynchronized OCn Latch

Figure 34. Effects of Unsynchronized OCR Latching in Overflow Mode.

Compare Value changes

Counter Value

Compare Value

PWM Output OCn

Synchronized OCn Latch

Compare Value changes

Counter Value

Compare Value

PWM Output OCn

Glitch

Unsynchronized OCn Latch

Note:

n = 0 or 2 (Figure 33 and Figure 34)

During the time between the write and the latch operation, a read from the Output Com-

pare Registers will read the contents of the temporary location. This means that the

most recently written value always will read out of OCR0 and OCR2.

When the Output Compare Register contains $00 or $FF, and the up/down PWM mode

is selected, the output PB0(OC0/PWM0)/PB1(OC2/PWM2) is updated to low or high on

the next compare match according to the settings of COMn1/COMn0. This is shown in

Table 13. In overflow PWM mode, the output PB0(OC0/PWM0)/PB1(OC2/PWM2) is

held low or high only when the Output Compare Register contains $FF.

Table 13. PWM Outputs OCRn = $00 or $FF⁽¹⁾⁽²⁾

COMn1

COMn0

OCRn

$00

Output PWMn

1

0

1

L

H

L

$FF

$00

$FF

Note:

1. n = 0 or 2

2. In overflow PWM mode, the table above is only valid for OCRn = $FF.

46

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

In up/down PWM mode, the Timer Overflow Flag (TOV0 or TOV2) is set when the

counter advances from $00. In overflow PWM mode, the Timer Overflow Flag is set as

in normal Timer/Counter mode. Timer Overflow Interrupt0 and 2 operate exactly as in

normal Timer/Counter mode, i.e., they are executed when TOV0 or TOV2 are set, pro-

vided that Timer Overflow Interrupt and global interrupts are enabled. This also applies

to the Timer Output Compare flag and interrupt.

Asynchronous Status

Register – ASSR

Bit

7

–

6

–

5

–

4

–

3

2

1

0

$26 ($46)

Read/Write

Initial Value

AS2

R/W

0

TCN2UB

OCR2UB

TCR2UB

ASSR

R

0

R

0

R

0

R

0

R

0

R

0

R

0

• Bits 7..4 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

• Bit 3 ^–AS2: Asynchronous Timer/Counter2 Mode

When this bit is cleared (zero), Timer/Counter2 is clocked from the internal system

clock, CK. If AS2 is set, the Timer/Counter2 is clocked from the TOSC1 pin. Pins PD4

and PD5 become connected to a crystal Oscillator and cannot be used as general I/O

pins. When the value of this bit is changed, the contents of TCNT2, OCR2 and TCCR2

might get corrupted.

• Bit 2 ^–TCN2UB: Timer/Counter2 Update Busy

When Timer/Counter2 operates asynchronously and TCNT2 is written, this bit becomes

set (one). When TCNT2 has been updated from the temporary storage register, this bit

is cleared (zero) by hardware. A logical “0” in this bit indicates that TCNT2 is ready to be

updated with a new value.

• Bit 1 ^–OCR2UB: Output Compare Register2 Update Busy

When Timer/Counter2 operates asynchronously and OCR2 is written, this bit becomes

set (one). When OCR2 has been updated from the temporary storage register, this bit is

cleared (zero) by hardware. A logical “0” in this bit indicates that OCR2 is ready to be

updated with a new value.

• Bit 0 ^–TCR2UB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2 is written, this bit becomes

set (one). When TCCR2 has been updated from the temporary storage register, this bit

is cleared (zero) by hardware. A logical “0” in this bit indicates that TCCR2 is ready to be

updated with a new value.

If a write is performed to any of the three Timer/Counter2 Registers while its update

Busy Flag is set (one), the updated value might get corrupted and cause an uninten-

tional interrupt to occur.

The mechanisms for reading TCNT2, OCR2 and TCCR2 are different. When reading

TCNT2, the actual timer value is read. When reading OCR2 or TCCR2, the value in the

temporary storage register is read.

47

1228D–AVR–02/07

Asynchronous Operation of

Timer/Counter2

When Timer/Counter2 operates asynchronously, some considerations must be taken:

•

Warning: When switching between asynchronous and synchronous clocking of

Timer/Counter2, the Timer Registers TCNT2, OCR2, and TCCR2 might get

corrupted. A safe procedure for switching clock source is:

1. Disable the Timer/Counter2 interrupts by clearing OCIE2 and TOIE2.

2. Select clock source by setting AS2 as appropriate.

3. Write new values to TCNT2, OCR2, and TCCR2.

4. To switch to asynchronous operation: Wait for TCN2UB, OCR2UB, and

TCR2UB.

5. Enable interrupts, if needed.

•

The Oscillator is optimized for use with a 32,768 Hz watch crystal. An external clock

signal applied to this pin goes through the same amplifier having a bandwidth of

256 kHz. The external clock signal should therefore be in the interval 0 Hz -

256 kHz. The frequency of the clock signal applied to the TOSC1 pin must be lower

than one fourth of the CPU main clock frequency.

When writing to one of the registers TCNT2, OCR2, or TCCR2, the value is

transferred to a temporary register, and latched after two positive edges on TOSC1.

The user should not write a new value before the contents of the temporary register

have been transferred to its destination. Each of the three mentioned registers have

their individual temporary register, which means that e.g., writing to TCNT2 does not

disturb an OCR2 write in progress. To detect that a transfer to the destination

register has taken place, a Asynchronous Status Register – ASSR has been

implemented.

•

When entering Power-save mode after having written to TCNT2, OCR2 or TCCR2,

the user must wait until the written register has been updated if Timer/Counter2 is

used to wake up the device. Otherwise, the MCU will go to sleep before the changes

have had any effect. This is extremely important if the Output Compare2 interrupt is

used to wake up the device; output compare is disabled during write to OCR2 or

TCNT2. If the write cycle is not finished (i.e., the MCU enters sleep mode before the

OCR2UB bit returns to zero), the device will never get a compare match and the

MCU will not wake up.

If Timer/Counter2 is used to wake up the device from Power-save mode,

precautions must be taken if the user wants to re-enter Power-save mode: The

interrupt logic needs one TOSC1 cycle to be reset. If the time between wake-up and

re-entering Power-save mode is less than one TOSC1 cycle, the interrupt will not

occur and the device will fail to wake up. If the user is in doubt whether the time

before re-entering Power-save is sufficient, the following algorithm can be used to

ensure that one TOSC1 cycle has elapsed:

1. Write a value to TCCR2, TCNT2, or OCR2.

2. Wait until the corresponding Update Busy Flag in ASSR returns to zero.

3. Enter Power-save mode.

•

When asynchronous operation is selected, the 32 kHz Oscillator for Timer/Counter2

is always running, except in Power-down mode. After a Power-up Reset or wake-up

from power-down, the user should be aware of the fact that this Oscillator might take

as long as one second to stabilize. The user is advised to wait for at least one

second before using Timer/Counter2 after power-up or wake-up from power-down.

The contents of all Timer/Counter2 Registers must be considered lost after a wake-

up from power-down, due to unstable clock signal upon start-up, regardless of

whether the Oscillator is in use or a clock signal is applied to the TOSC pin.

48

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

•

Description of wake-up from Power-save mode when the timer is clocked

asynchronously: When the interrupt condition is met, the wake-up process is started

on the following cycle of the timer clock, that is, the timer is always advanced by at

least 1 before the processor can read the counter value. The Interrupt Flags are

updated three processor cycles after the processor clock has started. During these

cycles, the processor executes instructions, but the interrupt condition is not

readable and the interrupt routine has not started yet.

During asynchronous operation, the synchronization of the Interrupt Flags for the

asynchronous timer takes three processor cycles plus one timer cycle. The timer is

therefore advanced by at least 1 before the processor can read the timer value,

causing the setting of the Interrupt Flag. The output compare pin is changed on the

timer clock and is not synchronized to the processor clock.

Timer/Counter1

Figure 35 shows the block diagram for Timer/Counter1.

Figure 35. Timer/Counter1 Block Diagram

T/C1 OVER- T/C1 COMPARE

T/C1 COMPARE

MATCHB IRQ

T/C1 INPUT

CAPTURE IRQ

FLOW IRQ

MATCHA IRQ

TIMER INT. MASK

REGISTER (TIMSK)

TIMER INT. FLAG

REGISTER (TIFR)

T/C1 CONTROL

REGISTER A (TCCR1A)

T/C1 CONTROL

REGISTER B (TCCR1B)

SPECIAL FUNCTIONS

IO REGISTER (SFIOR)

15

8

7

0

CK

T1

T/C1 INPUT CAPTURE REGISTER (ICR1)

CONTROL

LOGIC

CAPTURE

TRIGGER

15

8

7

T/C CLEAR

T/C CLOCK SOURCE

UP/DOWN

TIMER/COUNTER1 (TCNT1)

15

8

7

0

15

8

7

0

16 BIT COMPARATOR

8

7

15

8

7

TIMER/COUNTER1 OUTPUT COMPARE REGISTER A

TIMER/COUNTER1 OUTPUT COMPARE REGISTER B

The 16-bit Timer/Counter1 can select clock source from CK, prescaled CK or an exter-

nal pin. In addition, it can be stopped as described in “Timer/Counter1 Control Register

B ^–TCCR1B”. The different Status Flags (Overflow, Compare Match, and Capture

Event) are found in the Timer/Counter Interrupt Flag Register (TIFR). Control signals

are found in the Timer/Counter1 Control Registers (TCCR1A and TCCR1B). The inter-

rupt enable/disable settings for Timer/Counter1 are found in the Timer/Counter Interrupt

Mask Register (TIMSK).

When Timer/Counter1 is externally clocked, the external signal is synchronized with the

Oscillator frequency of the CPU. To assure proper sampling of the external clock, the

minimum time between two external clock transitions must be at least one internal CPU

49

1228D–AVR–02/07

clock period. The external clock signal is sampled on the rising edge of the internal CPU

clock.

The 16-bit Timer/Counter1 features both a high-resolution and a high-accuracy usage

with the lower prescaling opportunities. Similarly, the high-prescaling opportunities

make the Timer/Counter1 useful for lower speed functions or exact timing functions with

infrequent actions.

The Timer/Counter1 supports two Output Compare functions using the Output Compare

Register 1 A and B (OCR1A and OCR1B) as the data sources to be compared to the

Timer/Counter1 contents. The Output Compare functions include optional clearing of

the counter on compareA match and actions on the Output Compare pins on both com-

pare matches.

Timer/Counter1 can also be used as an 8-, 9-, or 10-bit Pulse Width Modulator. In this

mode the counter and the OCR1A/OCR1B Registers serve as a dual glitch-free stand-

alone PWM with centered pulses. Alternatively, the Timer/Counter1 can be configured

to operate at twice the speed in PWM mode, but without centered pulses. Refer to page

55 for a detailed description of this function.

The Input Capture function of Timer/Counter1 provides a capture of the Timer/Counter1

contents to the Input Capture Register (ICR1), triggered by an external event on the

Input Capture Pin (ICP). The actual capture event settings are defined by the

Timer/Counter1 Control Register (TCCR1B). In addition, the Analog Comparator can be

set to trigger the Input Capture. Refer to the section, “The Analog Comparator”, for

details on this. The ICP pin logic is shown in Figure 36.

Figure 36. ICP Pin Schematic Diagram

If the noise canceler function is enabled, the actual trigger condition for the Capture

Event is monitored over four samples, and all four must be equal to activate the Capture

Flag.

Timer/Counter1 Control

Register A – TCCR1A

Bit

7

COM1A1

R/W

6

COM1A0

R/W

5

COM1B1

R/W

4

COM1B0

R/W

3

FOC1A

R/w

0

2

FOC1B

R/W

0

1

PWM11

R/W

0

PWM10

R/W

0

TCCR1A

$2F ($4F)

Read/Write

Initial Value

0

• Bits 7, 6 ^–COM1A1, COM1A0: Compare Output Mode1A, Bits 1 and 0

The COM1A1 and COM1A0 control bits determine any output pin action following a

compare match in Timer/Counter1. Any output pin actions affect pin OC1A (Output

CompareA pin 1). This is an alternative function to an I/O port, and the corresponding

direction control bit must be set (one) to control an output pin. The control configuration

is shown in Table 14.

50

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bits 5, 4 – COM1B1, COM1B0: Compare Output Mode1B, Bits 1 and 0

The COM1B1 and COM1B0 control bits determine any output pin action following a

compare match in Timer/Counter1. Any output pin actions affect pin OC1B (Output

CompareB). This is an alternative function to an I/O port, and the corresponding direc-

tion control bit must be set (one) to control an output pin. The following control

configuration is given:

Table 14. Compare 1 Mode Select⁽¹⁾

COM1X1

COM1X0

Description

0

1

0

1

0

1

Timer/Counter1 disconnected from output pin OC1X

Toggle the OC1X output line.

Clear the OC1X output line (to zero).

Set the OC1X output line (to one).

Note:

1. X = A or B

In PWM mode, these bits have a different function. Refer to Table 18 for a detailed

description.

• Bit 3 ^–FOC1A: Force Output Compare1A

Writing a logical “1” to this bit forces a change in the compare match output pin PD5

according to the values already set in COM1A1 and COM1A0. If the COM1A1 and

COM1A0 bits are written in the same cycle as FOC1A, the new settings will not take

effect until the next compare match or forced compare match occurs. The Force Output

Compare bit can be used to change the output pin without waiting for a compare match

in the timer. The automatic action programmed in COM1A1 and COM1A0 happens as if

a Compare Match had occurred, but no interrupt is generated and it will not clear the

timer even if CTC1 in TCCR1B is set. The FOC1A bit will always be read as zero. The

setting of the FOC1A bit has no effect in PWM mode.

• Bit 2 ^–FOC1B: Force Output Compare1B

Writing a logical “1” to this bit forces a change in the compare match output pin PE2

according to the values already set in COM1B1 and COM1B0. If the COM1B1 and

COM1B0 bits are written in the same cycle as FOC1B, the new settings will not take

effect until the next compare match or forced compare match occurs. The Force Output

Compare bit can be used to change the output pin without waiting for a compare match

in the timer. The automatic action programmed in COM1B1 and COM1B0 happens as if

a Compare Match had occurred, but no interrupt is generated. The FOC1B bit will

always be read as zero. The setting of the FOC1B bit has no effect in PWM mode.

51

1228D–AVR–02/07

• Bits 1..0 – PWM11, PWM10: Pulse Width Modulator Select Bits

These bits select PWM operation of Timer/Counter1 as specified in Table 15. This mode

is described on page 55.

Table 15. PWM Mode Select

PWM11

PWM10

Description

0

1

0

1

0

1

PWM operation of Timer/Counter1 is disabled.

Timer/Counter1 is an 8-bit PWM.

Timer/Counter1 is a 9-bit PWM.

Timer/Counter1 is a 10-bit PWM.

Timer/Counter1 Control

Register B – TCCR1B

Bit

7

6

ICES1

R/W

0

5

–

4

–

3

CTC1

R/W

0

2

CS12

R/W

0

1

CS11

R/W

0

CS10

R/W

0

$2E ($4E)

Read/Write

Initial Value

ICNC1

R/W

0

TCCR1B

R

0

R

0

• Bit 7 ^–ICNC1: Input Capture1 Noise Canceler (4 CKs)

When the ICNC1 bit is cleared (zero), the Input Capture trigger noise canceler function

is disabled. The Input Capture is triggered at the first rising/falling edge sampled on the

ICP (Input Capture pin) as specified. When the ICNC1 bit is set (one), four successive

samples are measured on the ICP (Input Capture pin), and all samples must be high/low

according to the Input Capture trigger specification in the ICES1 bit. The actual sampling

frequency is XTAL clock frequency.

• Bit 6 ^–ICES1: Input Capture1 Edge Select

While the ICES1 bit is cleared (zero), the Timer/Counter1 contents are transferred to the

Input Capture Register (ICR1) on the falling edge of the Input Capture pin (ICP). While

the ICES1 bit is set (one), the Timer/Counter1 contents are transferred to the Input Cap-

ture Register (ICR1) on the rising edge of the Input Capture pin (ICP).

• Bits 5, 4 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

• Bit 3 ^–CTC1: Clear Timer/Counter1 on Compare Match

When the CTC1 control bit is set (one), the Timer/Counter1 is reset to $0000 in the clock

cycle after a compareA match. If the CTC1 control bit is cleared, Timer/Counter1 contin-

ues counting and is unaffected by a compare match. When a prescaling of 1 is used and

the Compare A Register is set to C, the timer will count as follows if CTC1 is set:

... | C-1 | C | 0 | 1 | ...

When the prescaler is set to divide by 8, the timer will count like this:

... | C-1, C-1, C-1, C-1, C-1, C-1, C-1, C-1 | C, C, C, C, C, C, C, C | 0, 0, 0, 0, 0, 0, 0, 0 | ...

In PWM mode, this bit has a different function. If the CTC1 bit is cleared in PWM mode,

the Timer/Counter1 acts as an up/down counter. If the CTC1 bit is set (one), the

Timer/Counter wraps when it reaches the TOP value. Refer to page 55 for a detailed

description.

52

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bits 2, 1, 0 – CS12, CS11, CS10: Clock Select1, Bits 2, 1 and 0

The Clock Select1 bits 2, 1 and 0 define the prescaling source of Timer/Counter1.

Table 16. Clock 1 Prescale Select

CS12

CS11

CS10

Description

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Stop, the Timer/Counter1 is stopped.

CK

CK/8

CK/64

CK/256

CK/1024

External Pin T1, falling edge

External Pin T1, rising edge

The Stop condition provides a Timer Enable/Disable function. The CK down divided

modes are scaled directly from the CK Oscillator clock. If the external pin modes are

used for Timer/Counter1, transitions on PB1/(T1) will clock the counter even if the pin is

configured as an output. This feature can give the user software control of the counting.

Timer/Counter1 Register –

TCNT1H AND TCNT1L

Bit

15

14

13

12

11

10

9

8

$2D ($4D)

$2C ($4C)

MSB

TCNT1H

TCNT1L

LSB

0

7

R/W

0

6

R/W

0

5

R/W

0

4

R/W

0

3

R/W

0

2

R/W

0

1

R/W

0

Read/Write

Initial Value

R/W

0

This 16-bit register contains the prescaled value of the 16-bit Timer/Counter1. To

ensure that both the high and low bytes are read and written simultaneously when the

CPU accesses these registers, the access is performed using an 8-bit temporary regis-

ter (TEMP). This temporary register is also used when accessing OCR1A, OCR1B, and

ICR1. If the main program and interrupt routines perform access to registers using

TEMP, interrupts must be disabled during access from the main program and interrupt

routines.

•

TCNT1 Timer/Counter1 Write

When the CPU writes to the High byte TCNT1H, the written data is placed in the TEMP

Register. Next, when the CPU writes the Low byte TCNT1L, this byte of data is com-

bined with the byte data in the TEMP Register and all 16 bits are written to the TCNT1

Timer/Counter1 Register simultaneously. Consequently, the High byte TCNT1H must

be accessed first for a full 16-bit register write operation.

•

TCNT1 Timer/Counter1 Read

When the CPU reads the Low byte TCNT1L, the data of the Low byte TCNT1L is sent to

the CPU and the data of the High byte TCNT1H is placed in the TEMP Register. When

the CPU reads the data in the High byte TCNT1H, the CPU receives the data in the

TEMP Register. Consequently, the Low byte TCNT1L must be accessed first for a full

16-bit register read operation.

53

1228D–AVR–02/07

The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read

and write access. If Timer/Counter1 is written to and a clock source is selected, the

Timer/Counter1 continues counting in the timer clock cycle after it is preset with the writ-

ten value.

Timer/Counter1 Output

Compare Register – OCR1AH

AND OCR1AL

Bit

15

14

13

12

11

10

9

8

$2B ($4B)

$2A ($4A)

MSB

OCR1AH

OCR1AL

LSB

0

7

R/W

0

6

R/W

0

5

R/W

0

4

R/W

0

3

R/W

0

2

R/W

0

1

R/W

0

Read/Write

Initial Value

R/W

0

Timer/Counter1 Output

Compare Register – OCR1BH

AND OCR1BL

Bit

15

14

13

12

11

10

9

8

$29 ($49)

$28 ($48)

MSB

OCR1BH

OCR1BL

LSB

7

R/W

0

6

R/W

0

5

R/W

0

4

R/W

0

3

R/W

0

2

R/W

0

1

R/W

0

R/W

0

Read/Write

Initial Value

0

The Output Compare Registers are 16-bit read/write registers.

The Timer/Counter1 Output Compare Registers contain the data to be continuously

compared with Timer/Counter1. Actions on compare matches are specified in the

Timer/Counter1 Control and Status Registers. A software write to the Timer/Counter

Register blocks compare matches in the next Timer/Counter clock cycle. This prevents

immediate interrupts when initializing the Timer/Counter.

A compare match will set the Compare Interrupt Flag in the CPU clock cycle following

the compare event.

Since the Output Compare Registers (OCR1A and OCR1B) are 16-bit registers, a tem-

porary register (TEMP) is used when OCR1A/B are written to ensure that both bytes are

updated simultaneously. When the CPU writes the High byte, OCR1AH or OCR1BH,

the data is temporarily stored in the TEMP Register. When the CPU writes the Low byte,

OCR1AL or OCR1BL, the TEMP Register is simultaneously written to OCR1AH or

OCR1BH. Consequently, the High byte OCR1AH or OCR1BH must be written first for a

full 16-bit register write operation.

The TEMP Register is also used when accessing TCNT1 and ICR1. If the main program

and interrupt routines perform access to registers using TEMP, interrupts must be dis-

abled during access from the main program and interrupt routines.

Timer/Counter1 Input Capture

Register – ICR1H AND ICR1L

Bit

15

14

13

12

11

10

9

8

$25 ($45)

$24 ($44)

MSB

ICR1H

ICR1L

LSB

0

7

R

0

6

R

0

5

R

0

4

R

0

3

R

0

2

R

0

1

R

0

Read/Write

Initial Value

R

0

54

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

The Input Capture Register is a 16-bit read-only register.

When the rising or falling edge (according to the Input Capture edge setting, ICES1) of

the signal at the Input Capture pin (ICP) is detected, the current value of the

Timer/Counter1 Register (TCNT1) is transferred to the Input Capture Register (ICR1). In

the same cycle, the Input Capture Flag (ICF1) is set (one).

Since the Input Capture Register (ICR1) is a 16-bit register, a temporary register

(TEMP) is used when ICR1 is read to ensure that both bytes are read simultaneously.

When the CPU reads the Low byte ICR1L, the data is sent to the CPU and the data of

the High byte ICR1H is placed in the TEMP Register. When the CPU reads the data in

the High byte ICR1H, the CPU receives the data in the TEMP Register. Consequently,

the Low byte ICR1L must be accessed first for a full 16-bit register read operation.

The TEMP Register is also used when accessing TCNT1, OCR1A and OCR1B. If the

main program and interrupt routines perform access to registers using TEMP, interrupts

must be disabled during access from the main program and interrupt routine.

Timer/Counter1 in PWM Mode When the PWM mode is selected, Timer/Counter1 and the Output Compare Register1A

(OCR1A) and the Output Compare Register1B (OCR1B) form a dual 8-, 9-, or 10-bit,

free-running, glitch-free, and phase-correct PWM with outputs on the PD5(OC1A) and

PE2(OC1B) pins. In this mode the Timer/Counter1 acts as an up/down counter, count-

ing up from $0000 to TOP (see Table 17), where it turns and counts down again to zero

before the cycle is repeated. When the counter value matches the contents of the 8, 9,

or 10 least significant bits (depends of the resolution) of OCR1A or OCR1B, the

PD5(OC1A)/PE2(OC1B) pins are set or cleared according to the settings of the

COM1A1/COM1A0 or COM1B1/COM1B0 bits in the Timer/Counter1 Control Register

(TCCR1A). Refer to Table 18 for details.

Alternatively, the Timer/Counter1 can be configured to a PWM that operates at twice the

speed as in the mode described above. Then the Timer/Counter1 and the Output Com-

pare Register1A (OCR1A) and the Output Compare Register1B (OCR1B) form a dual

8-, 9- or 10-bit, free-running and glitch-free PWM with outputs on the PD5(OC1A) and

PE2(OC1B) pins.

Table 17. Timer TOP Values and PWM Frequency

CTC1

PWM11

PWM10

PWM Resolution

Timer TOP Value

$00FF (255)

$01FF (511)

$03FF (1023)

$00FF (255)

$01FF (511)

$03FF (1023)

Frequency

_TCK1/510

0

1

0

1

0

1

0

1

0

1

8-bit

9-bit

f

f_TCK1/1022

f_TCK1/2046

10-bit

8-bit

f

_TCK1/256

9-bit

f_TCK1/512

10-bit

f_TCK1/1024

As shown in Table 17, the PWM operates at either 8-, 9-, or 10-bit resolution. Note the

unused bits in OCR1A, OCR1B and TCNT1 will automatically be written to zero by hard-

ware, i.e., bits 9 to 15 will be set to zero in OCR1A, OCR1B and TCNT1 if the 9-bit PWM

resolution is selected. This makes it possible for the user to perform read-modify-write

operations in any of the three resolution modes and the unused bits will be treated as

don’t care.

55

1228D–AVR–02/07

Table 18. Compare1 Mode Select in PWM Mode⁽¹⁾

CTC1 COM1X1 COM1X0 Effect on OCX1

0

1

Not connected

Cleared on compare match, up-counting. Set on compare

match, down-counting (non-inverted PWM).

0

1

0

1

Cleared on compare match, down-counting. Set on compare

match, up-counting (inverted PWM).

1

0

1

0

1

Not connected

1

0

Not connected

1

Cleared on compare match, set on overflow.

Set on compare match, cleared on overflow.

1

Note:

1. X = A or B

Note that in the PWM mode, the 8, 9 or 10 least significant OCR1A/OCR1B bits

(depends of resolution), when written, are transferred to a temporary location. They are

latched when Timer/Counter1 reaches the value TOP. This prevents the occurrence of

odd-length PWM pulses (glitches) in the event of an unsynchronized OCR1A/OCR1B

write. See Figure 37 and Figure 38 for an example in each mode.

Figure 37. Effects on Unsynchronized OCR1 Latching⁽¹⁾

Compare Value changes

Counter alue

V

Compare V

alue

Output OC1X

PWM

Synchronized

OCR1X Latch

Compare Value changes

Counter

Value

Compare Value

PWM Output OC1X

Glitch

Unsynchronized

OCR1X Latch

Note:

1. Note: X = A or B

56

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 38. Effects of Unsynchronized OCR1 Latching in Overflow Mode¹

PWM Output OC1x

Synchronized OC1x Latch

Unsynchronized OC1x Latch

Note:

1. Note: X = A or B

During the time between the write and the latch operation, a read from OCR1A or

OCR1B will read the contents of the temporary location. This means that the most

recently written value always will read out of OCR1A/B.

When the OCR1X contains $0000 or TOP, and the up/down PWM mode is selected, the

output OC1A/OC1B is updated to low or high on the next compare match according to

the settings of COM1A1/COM1A0 or COM1B1/COM1B0. This is shown in Table 19. In

overflow PWM mode, the output OC1A/OC1B is held low or high only when the Output

Compare Register contains TOP.

Table 19. PWM Outputs OCR1X = $0000 or TOP⁽¹⁾

COM1X1

COM1X0

OCR1X

$0000

TOP

Output OC1X

1

0

1

L

H

L

$0000

TOP

Note:

1. X = A or B

In overflow PWM mode, the table above is only valid for OCR1X = TOP.

In up/down PWM mode, the Timer Overflow Flag1 (TOV1) is set when the counter

advances from $0000. In overflow PWM mode, the Timer Overflow Flag is set as in nor-

mal Timer/Counter mode. Timer Overflow Interrupt1 operates exactly as in normal

Timer/Counter mode, i.e., it is executed when TOV1 is set, provided that Timer Overflow

Interrupt1 and global interrupts are enabled. This also applies to the Timer Output

Compare1 Flags and interrupts.

57

1228D–AVR–02/07

Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator that runs at 1 MHz.

This is the typical value at V_CC= 5V. See characterization data for typical values at other

V

_CClevels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval

can be adjusted (see Table 20 for a detailed description). The WDR (Watchdog Reset)

instruction resets the Watchdog Timer. Eight different clock cycle periods can be

selected to determine the reset period. If the reset period expires without another

Watchdog Reset, the ATmega161 resets and executes from the Reset Vector. For tim-

ing details on the Watchdog Reset, refer to page 28.

To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be

followed when the Watchdog is disabled. Refer to the description of the Watchdog Timer

Control Register for details.

Figure 39. Watchdog Timer

Watchdog Timer Control

Register – WDTCR

Bit

7

–

6

–

5

–

4

WDTOE

R/W

0

3

WDE

R/W

0

2

WDP2

R/W

0

1

WDP1

R/W

0

WDP0

R/W

0

$21 ($41)

Read/Write

Initial Value

WDTCR

R

0

R

0

R

0

• Bits 7..5 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and will always read as zero.

• Bit 4 ^–WDTOE: Watchdog Turn-off Enable

This bit must be set (one) when the WDE bit is cleared. Otherwise, the Watchdog will

not be disabled. Once set, hardware will clear this bit to zero after four clock cycles.

Refer to the description of the WDE bit for a Watchdog disable procedure.

• Bit 3 ^–WDE: Watchdog Enable

When the WDE is set (one), the Watchdog Timer is enabled and if the WDE is cleared

(zero), the Watchdog Timer function is disabled. WDE can only be cleared if the

58

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

WDTOE bit is set (one). To disable an enabled Watchdog Timer, the following proce-

dure must be followed:

1. In the same operation, write a logical “1” to WDTOE and WDE. A logical “1” must

be written to WDE even though it is set to one before the disable operation starts.

2. Within the next four clock cycles, write a logical “0” to WDE. This disables the

Watchdog.

• Bits 2..0 ^–WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1 and 0

The WDP2, WDP1 and WDP0 bits determine the Watchdog Timer prescaling when the

Watchdog Timer is enabled. The different prescaling values and their corresponding

time-out periods are shown in Table 20.

Table 20. Watchdog Timer Prescale Select ⁽¹⁾

Number of WDT

Oscillator Cycles

Typical Time-out

at V_CC= 3.0V

Typical Time-out

at V_CC= 5.0V

WDP2 WDP1 WDP0

0

1

0

1

0

1

0

1

0

1

0

1

16K

32K

47 ms

94 ms

0.19 s

0.38 s

0.75 s

1.5 s

15 ms

30 ms

60 ms

0.12 s

0.24 s

0.49 s

0.97 s

1.9 s

0

64K

0

128K

256K

512K

1,024K

2,048K

1

3.0 s

1

6.0 s

Note:

1. The frequency of the Watchdog Oscillator is voltage-dependent, as shown in the

Electrical Characteristics section.

The WDR (Watchdog Reset) instruction should always be executed before the

Watchdog Timer is enabled. This ensures that the reset period will be in accordance

with the Watchdog Timer prescale settings. If the Watchdog Timer is enabled without

reset, the Watchdog Timer may not start counting from zero.

To avoid unintentional MCU Reset, the Watchdog Timer should be disabled or reset

before changing the Watchdog Timer Prescale Select.

59

1228D–AVR–02/07

EEPROM Read/Write The EEPROM Access Registers are accessible in the I/O space.

Access

The write access time is in the range of 1.9 - 3.4 ms, depending on the frequency of the

RC Oscillator used to time the EEPROM access time. See Table 22 for details. A self-

timing function, however, lets the user software detect when the next byte can be writ-

ten. If the user code contains code that writes the EEPROM, some precaution must be

taken. In heavily filtered power supplies, V_CCis likely to rise or fall slowly on power-

up/down. This causes the device for some period of time to run at a voltage lower than

specified as minimum for the clock frequency used. CPU operation under these condi-

tions is likely cause the Program Counter to perform unintentional jumps and eventually

execute the EEPROM write code. To secure EEPROM integrity, the user is advised to

use an external Under-voltage Reset circuit in this case.

In order to prevent unintentional EEPROM writes, a specific write procedure must be fol-

lowed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is written, the CPU is halted for two clock cycles before the next

instruction is executed. When the EEPROM is read, the CPU is halted for four clock

cycles before the next instruction is executed.

EEPROM Address Register –

EEARH and EEARL

Bit

15

14

13

12

11

10

9

8

EEAR8

EEAR0

0

$1F ($3F)

$1E ($3E)

–

EEARH

EEARL

EEAR7

EEAR6

EEAR5

EEAR4

EEAR3

EEAR2

EEAR1

7

R

6

R

5

R

4

R

3

R

2

R

1

R

Read/Write

Initial Value

R/W

X

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

X

• Bits 15..9 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and will always read as zero.

• Bits 8..0 ^–EEAR8..0: EEPROM Address

The EEPROM Address Registers (EEARH and EEARL) specify the EEPROM address

in the 512-byte EEPROM space. The EEPROM data bytes are addressed linearly

between 0 and 511. The initial value of EEAR is undefined. A proper value must be writ-

ten before the EEPROM may be accessed.

EEPROM Data Register –

EEDR

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$1D ($3D)

Read/Write

Initial Value

LSB

R/W

0

EEDR

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

• Bits 7..0 ^–EEDR7..0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to

the EEPROM in the address given by the EEAR Register. For the EEPROM read oper-

ation, the EEDR contains the data read out from the EEPROM at the address given by

EEAR.

60

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

EEPROM Control Register –

EECR

Bit

7

–

6

–

5

–

4

–

3

EERIE

R/W

0

2

EEMWE

R/W

0

1

EEWE

R/W

X

0

EERE

R/W

0

$1C ($3C)

Read/Write

Initial Value

EECR

R

0

R

0

R

0

R

0

• Bits 7..4 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and will always read as zero.

• Bit 3 ^–EERIE: EEPROM Ready Interrupt Enable

When the I-bit in SREG and EERIE are set (one), the EEPROM Ready Interrupt is

enabled. When cleared (zero), the interrupt is disabled. The EEPROM Ready interrupt

generates a constant interrupt when EEWE is cleared (zero).

• Bit 2 ^–EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be

written. When EEMWE is set (one), setting EEWE will write data to the EEPROM at the

selected address. If EEMWE is zero, setting EEWE will have no effect. When EEMWE

has been set (one) by software, hardware clears the bit to zero after four clock cycles.

See the description of the EEWE bit for an EEPROM write procedure.

• Bit 1 ^–EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal (EEWE) is the write strobe to the EEPROM. When

address and data are correctly set up, the EEWE bit must be set to write the value into

the EEPROM. The EEMWE bit must be set when the logical “1” is written to EEWE, oth-

erwise no EEPROM write takes place. The following procedure should be followed

when writing the EEPROM (the order of steps 2 and 3 is not essential):

1. Wait until EEWE becomes zero.

2. Write new EEPROM address to EEAR (optional).

3. Write new EEPROM data to EEDR (optional).

4. Write a logical “1” to the EEMWE bit in EECR (to be able to write a logical “1” to

the EEMWE bit, the EEWE bit must be written to zero in the same cycle).

5. Within four clock cycles after setting EEMWE, write a logical “1” to EEWE.

Caution: An interrupt between step 4 and step 5 will make the write cycle fail, since the

EEPROM Master Write Enable will time-out. If an interrupt routine accessing the

EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be

modified, causing the interrupted EEPROM access to fail. It is recommended to have

the Global Interrupt Flag cleared during the four last steps to avoid these problems.

When the write access time has elapsed, the EEWE bit is cleared (zero) by hardware.

The user software can poll this bit and wait for a zero before writing the next byte. When

EEWE has been set, the CPU is halted for two cycles before the next instruction is

executed.

• Bit 0 ^–EERE: EEPROM Read Enable

The EEPROM Read Enable signal (EERE) is the read strobe to the EEPROM. When

the correct address is set up in the EEAR Register, the EERE bit must be set. When the

EERE bit is cleared (zero) by hardware, requested data is found in the EEDR Register.

The EEPROM read access takes one instruction and there is no need to poll the EERE

61

1228D–AVR–02/07

bit. When EERE has been set, the CPU is halted for four cycles before the next instruc-

tion is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation

is in progress when new data or address is written to the EEPROM I/O Registers, the

write operation will be interrupted and the result is undefined.

An RC Oscillator is used to time EEPROM write access. The table below lists the typical

programming time listed for EEPROM access from CPU.

Table 21. EEPROM Access Time from CPU“See “Typical Characteristics” on page 138

to find RC Oscillator frequency.” on page 62⁽¹⁾

No. of RC

Oscillator Cycles

MinProgramming

Time

Max Programming

Time

Symbol

EEPROM write (from CPU)

2048

2.0 ms

3.4 ms

Note:

1. See “Typical Characteristics” on page 138 to find RC Oscillator frequency.

Prevent EEPROM

Corruption

During periods of low V_CC, the EEPROM data can be corrupted because the supply volt-

age is too low for the CPU and the EEPROM to operate properly. These issues are the

same as for board-level systems using the EEPROM, and the same design solutions

should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too

low. First, a regular write sequence to the EEPROM requires a minimum voltage to

operate correctly. Secondly, the CPU itself can execute instructions incorrectly if the

supply voltage for executing instructions is too low.

EEPROM data corruption can easily be avoided by following these design recommen-

dations (one is sufficient):

1. Keep the AVR RESET active (low) during periods of insufficient power supply

voltage. An external low V_CCReset Protection circuit can be applied.

2. Keep the AVR core in Power-down Sleep mode during periods of low V_CC. This

will prevent the CPU from attempting to decode and execute instructions, effec-

tively protecting the EEPROM Registers from unintentional writes.

3. Store constants in Flash memory if the ability to change memory contents from

software is not required. Flash memory cannot be updated by the CPU unless

the boot loader software supports writing to the Flash and the Boot Lock bits are

configured so that writing to the Flash memory from the CPU is allowed. See

“Boot Loader Support” on page 110 for details.

62

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Serial Peripheral

Interface – SPI

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer

between the ATmega161 and peripheral devices or between several AVR devices. The

ATmega161 SPI features include the following:

• Full-duplex, 3-wire Synchronous Data Transfer

• Master or Slave Operation

• LSB First or MSB First Data Transfer

• Seven Programmable Bit Rates

• End-of-Transmission Interrupt Flag

• Write Collision Flag Protection

• Wake-up from Idle Mode (Slave Mode Only)

• Double-speed (CK/2) Master SPI Mode

Figure 40. SPI Block Diagram

DIVIDER

/2/4/8/16/32/64/128

63

1228D–AVR–02/07

The interconnection between Master and Slave CPUs with SPI is shown in Figure 41.

The PB7(SCK) pin is the Clock Output in the Master mode and is the clock input in the

Slave mode. Writing to the SPI Data Register of the Master CPU starts the SPI clock

generator, and the data written shifts out of the PB5(MOSI) pin and into the PB5(MOSI)

pin of the Slave CPU. After shifting one byte, the SPI clock generator stops, setting the

End-of-Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR

Register is set, an interrupt is requested. The Slave Select input, PB4(SS), is set low to

select an individual Slave SPI device. The two Shift Registers in the Master and the

Slave can be considered as one distributed 16-bit circular Shift Register. This is shown

in Figure 41. When data is shifted from the Master to the Slave, data is also shifted in

the opposite direction, simultaneously. This means that during one shift cycle, data in

the Master and the Slave are interchanged.

Figure 41. SPI Master-Slave Interconnection

The system is single-buffered in the transmit direction and double-buffered in the

receive direction. This means that bytes to be transmitted cannot be written to the SPI

Data Register before the entire shift cycle is completed. When receiving data, however,

a received byte must be read from the SPI Data Register before the next byte has been

completely shifted in. Otherwise, the first byte is lost.

When the SPI is enabled, the data direction of the MOSI, MISO, SCK and SS pins is

overridden according to Table 22.

Table 22. SPI Pin Overrides⁽¹⁾

Direction, Master SPI

User Defined

Input

Direction, Slave SPI

MOSI

MISO

SCK

SS

Input

User Defined

Input

User Defined

Input

Note:

1. See “Alternate Functions of Port B” on page 92 for a detailed description of how to

define the direction of the user defined SPI pins.

64

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

SS Pin Functionality

When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine

the direction of the SS pin. If SS is configured as an output, the pin is a general output

pin, which does not affect the SPI system. If SS is configured as an input, it must be held

high to ensure Master SPI operation. If the SS pin is driven low by peripheral circuitry

when the SPI is configured as Master with the SS pin defined as an input, the SPI sys-

tem interprets this as another Master selecting the SPI as a Slave and starting to send

data to it. To avoid bus contention, the SPI system takes the following actions:

1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a

result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.

2. The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled and the I-bit in

SREG is set, the interrupt routine will be executed.

Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a

possibility that SS is driven low. The interrupt should always check that the MSTR bit is

still set. Once the MSTR bit has been cleared by a Slave select, it must be set by the

user to re-enable SPI Master mode.

When the SPI is configured as a Slave, the SS pin is always input. When SS is held low,

the SPI is activated and MISO becomes an output if configured so by the user. All other

pins are inputs. When SS is driven high, all pins are inputs and the SPI is passive, which

means that it will not receive incoming data. Note that the SPI logic will be reset once

the SS pin is brought high. If the SS pin is brought high during a transmission, the SPI

will stop sending and receiving immediately and both data received and data sent must

be considered lost.

Data Modes

There are four combinations of SCK phase and polarity with respect to serial data,

which are determined by control bits CPHA and CPOL. The SPI data transfer formats

are shown in Figure 42 and Figure 43.

Figure 42. SPI Transfer Format with CPHA = 0 and DORD = 0

65

1228D–AVR–02/07

Figure 43. SPI Transfer Format with CPHA = 1 and DORD = 0

SPI Control Register – SPCR

Bit

7

SPIE

R/W

0

6

5

DORD

R/W

0

4

MSTR

R/W

0

3

CPOL

R/W

0

2

CPHA

R/W

0

1

SPR1

R/W

0

SPR0

R/W

0

$0D ($2D)

Read/Write

Initial Value

SPE

R/W

0

SPCR

• Bit 7 ^–SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set

and if the global interrupt enable bit in SREG is set.

• Bit 6 ^–SPE: SPI Enable

When the SPE bit is set (one), the SPI is enabled. This bit must be set to enable any SPI

operations.

• Bit 5 ^–DORD: Data Order

When the DORD bit is set (one), the LSB of the data word is transmitted first.

When the DORD bit is cleared (zero), the MSB of the data word is transmitted first.

• Bit 4 ^–MSTR: Master/Slave Select

This bit selects Master SPI mode when set (one), and Slave SPI mode when cleared

(zero). If SS is configured as an input and is driven low while MSTR is set, MSTR will be

cleared and SPIF in SPSR will become set. The user will then have to set MSTR to re-

enable SPI Master mode.

• Bit 3 ^–CPOL: Clock Polarity

When this bit is set (one), SCK is high when idle. When CPOL is cleared (zero), SCK is

low when idle. Refer to Figure 42 and Figure 43 for additional information.

• Bit 2 ^–CPHA: Clock Phase

Refer to Figure 42 or Figure 43 for the functionality of this bit.

66

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a Master. SPR1 and

SPR0 have no effect on the Slave. The relationship between SCK and the Oscillator

Clock frequency (f_cl) is shown in Table 23:

Table 23. Relationship between SCK and the Oscillator Frequency⁽¹⁾

SPI2X

SPR1

SPR0

SCK Frequency

f_cl/4

0

1

0

1

0

1

0

1

0

1

0

1

0

1

f_cl/16

f_cl/64

f_cl/128

f_cl/2

f_cl/8

f_cl/32

f_cl/64

Note:

1. When the SPI is configured as Slave, the SPI is only guaranteed to work at f_cl/4.

SPI Status Register – SPSR

Bit

7

SPIF

R

6

5

–

4

–

3

–

2

–

1

–

0

SPI2X

R/W

0

$0E ($2E)

WCOL

SPSR

Read/Write

Initial Value

R

0

R

0

R

0

R

0

R

0

R

0

• Bit 7 ^–SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF bit is set (one) and an interrupt is gener-

ated if SPIE in SPCR is set (one) and global interrupts are enabled. If SS is an input and

is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is

cleared by hardware when executing the corresponding Interrupt Handling Vector. Alter-

natively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set

(one), then by accessing the SPI Data Register (SPDR).

• Bit 6 ^–WCOL: Write Collision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer.

The WCOL bit (and the SPIF bit) are cleared (zero) by first reading the SPI Status Reg-

ister with WCOL set (one), and then by accessing the SPI Data Register.

• Bits 5..1 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and will always read as zero.

• Bit 0 ^–SPI2X: Double SPI Speed Bit

When this bit is set (one), the SPI speed (SCK frequency) will be doubled when the SPI

is in Master mode (see Table 23). This means that the maximum SCK period will be two

CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to

work at f_cl/4.

The SPI interface on the ATmega161 is also used for Program memory and EEPROM

downloading or uploading. See page 125 for serial programming and verification.

67

1228D–AVR–02/07

SPI Data Register – SPDR

Bit

7

MSB

R/W

x

6

5

4

3

2

1

0

$0F ($2F)

Read/Write

Initial Value

LSB

R/W

x

SPDR

R/W

x

R/W

x

R/W

x

R/W

x

R/W

x

R/W

x

Undefined

The SPI Data Register is a read/write register used for data transfer between the Regis-

ter File and the SPI Shift Register. Writing to the register initiates data transmission.

Reading the register causes the Shift Register Receive buffer to be read.

68

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

UARTs

The ATmega161 features two full-duplex (separate Receive and Transmit Registers)

Universal Asynchronous Receiver and Transmitters (UARTs). The main features are:

• Baud Rate Generator Generates any Baud Rate

• High Baud Rates at low XTAL Frequencies

• 8 or 9 Bits Data

• Noise Filtering

• Overrun Detection

• Framing Error Detection

• False Start Bit Detection

• Three Separate Interrupts on TX Complete, TX Data Register Empty, and RX Complete

• Multi-processor Communication Mode

• Double-speed UART Mode

Data Transmission

A block schematic of the UART Transmitter is shown in Figure 44. The two UARTs are

identical and the functionality is described in general for the two UARTs.

Figure 44. UART Transmitter

DATA BUS

BAUD x 16

UART I/O DATA

REGISTER (UDRn)

BAUD RATE

GENERATOR

/16

XTAL

STORE UDRn

SHIFT ENABLE

PIN CONTROL

LOGIC

TXDn

BAUD

10(11)-BIT TX

SHIFT REGISTER

PD1/

PB3

CONTROL LOGIC

IDLE

UART CONTROL AND

STATUS REGISTER

(UCSRnB)

UART CONTROL AND

STATUS REGISTER

(UCSRnA)

DATA BUS

TXCn

IRQ

UDREn

IRQ

n = 0,1

Data transmission is initiated by writing the data to be transmitted to the UART I/O Data

Register, UDRn. Data is transferred from UDRn to the Transmit Shift Register when:

•

A new character has been written to UDRn after the stop bit from the previous

character has been shifted out. The Shift Register is loaded immediately.

69

1228D–AVR–02/07

•

A new character has been written to UDRn before the stop bit from the previous

character has been shifted out. The Shift Register is loaded when the stop bit of the

character currently being transmitted has been shifted out.

If the 10(11)-bit Transmit Shift Register is empty, data is transferred from UDRn to the

Shift Register. At this time the UDREn (UART Data Register Empty) bit in the UART

Control and Status Register, UCSRnA, is set. When this bit is set (one), the UART is

ready to receive the next character. At the same time as the data is transferred from

UDRn to the 10(11)-bit Shift Register, bit 0 of the Shift Register is cleared (start bit) and

bit 9 or 10 is set (stop bit). If 9-bit data word is selected (the CHR9n bit in the UART

Control and Status Register, UCSRnB, is set), the TXB8 bit in UCSRnB is transferred to

bit 9 in the Transmit Shift Register.

On the baud rate clock following the transfer operation to the Shift Register, the start bit

is shifted out on the TXDn pin. Then follows the data, LSB first. When the stop bit has

been shifted out, the Shift Register is loaded if any new data has been written to the

UDRn during the transmission. During loading, UDREn is set. If there is no new data in

the UDRn Register to send when the stop bit is shifted out, the UDREn Flag will remain

set until UDRn is written again. When no new data has been written and the stop bit has

been present on TXDn for one bit length, the TX Complete Flag (TXCn) in UCSRnA

is set.

The TXENn bit in UCSRnB enables the UART Transmitter when set (one). When this bit

is cleared (zero), the PD1 (UART0) or PB3 (UART1) pin can be used for general I/O.

When TXENn is set, the UART Transmitter will be connected to PD1 (UART0) or PB3

(UART1), which is forced to be an output pin regardless of the setting of the DDD1 bit in

DDRD (UART0) or DDB3 in DDRB (UART1). Note that PB3 (UART1) also is used as

one of the input pins to the Analog Comparator. It is therefore not recommended to use

UART1 if the Analog Comparator is also used in the application at the same time.

70

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Data Reception

Figure 45 shows a block diagram of the UART Receiver.

Figure 45. UART Receiver

DATA BUS

UART I/O DATA

REGISTER (UDRn)

BAUD x 16

BAUD

BAUD RATE

GENERATOR

/16

XTAL

STORE UDRn

PIN CONTROL

LOGIC

RXDn

10(11)-BIT RX

SHIFT REGISTER

PD0/

PB2

DATA RECOVERY

LOGIC

UART CONTROL AND

STATUS REGISTER

(UCSRnB)

UART CONTROL AND

STATUS REGISTER

(UCSRnA)

DATA BUS

RXCn

IRQ

n = 0,1

The Receiver front-end logic samples the signal on the RXDn pin at a frequency 16

times the baud rate. While the line is idle, one single sample of logical “0” will be inter-

preted as the falling edge of a start bit, and the start bit detection sequence is initiated.

Let sample 1 denote the first zero-sample. Following the 1-to-0 transition, the Receiver

samples the RXDn pin at samples 8, 9 and 10. If two or more of these three samples are

found to be logical “1”s, the start bit is rejected as a noise spike and the Receiver starts

looking for the next 1-to-0 transition.

If, however, a valid start bit is detected, sampling of the data bits following the start bit is

performed. These bits are also sampled at samples 8, 9 and 10. The logical value found

in at least two of the three samples is taken as the bit value. All bits are shifted into the

Transmitter Shift Register as they are sampled. Sampling of an incoming character is

shown in Figure 46. Note that the description above is not valid when the UART trans-

mission speed is doubled. See “Double-speed Transmission” on page 78 for a detailed

description.

71

1228D–AVR–02/07

Figure 46. Sampling Received Data⁽¹⁾

Note:

1. This figure is not valid when the UART speed is doubled. See “Double-speed

Transmission” on page 78 for a detailed description.

When the stop bit enters the Receiver, the majority of the three samples must be one to

accept the stop bit. If two or more samples are logical “0”s, the Framing Error (FEn) Flag

in the UART Control and Status Register (UCSRnA) is set. Before reading the UDRn

Register, the user should always check the FEn bit to detect framing errors.

Whether or not a valid stop bit is detected at the end of a character reception cycle, the

data is transferred to UDRn and the RXCn Flag in UCSRnA is set. UDRn is in fact two

physically separate registers, one for transmitted data and one for received data. When

UDRn is read, the Receive Data Register is accessed, and when UDRn is written, the

Transmit Data Register is accessed. If 9-bit data word is selected (the CHR9n bit in the

UART Control and Status Register [UCSRnB] is set), the RXB8n bit in UCSRnB is

loaded with bit 9 in the Transmit Shift Register when data is transferred to UDRn.

If, after having received a character, the UDRn Register has not been read since the last

receive, the OverRun (ORn) Flag in UCSRnB is set. This means that the last data byte

shifted into the Shift Register could not be transferred to UDRn and has been lost. The

ORn bit is buffered and is updated when the valid data byte in UDRn is read. Thus, the

user should always check the ORn bit after reading the UDRn Register in order to detect

any overruns if the baud rate is high or CPU load is high.

When the RXEN bit in the UCSRnB Register is cleared (zero), the Receiver is disabled.

This means that the PD0 pin can be used as a general I/O pin. When RXEN is set, the

UART Receiver will be connected to PD0 (UART0) or PB2 (UART1), which is forced to

be an input pin regardless of the setting of the DDD0 in DDRD (UART0) or DDB2 bit in

DDRB (UART1). When PD0 (UART0) or PB2 (UART1) is forced to input by the UART,

the PORTD0 (UART0) or PORTB2 (UART1) bit can still be used to control the pull-up

resistor on the pin.

Note that PB2 (UART1) also is used as one of the input pins to the Analog Comparator.

It is therefore not recommended to use UART1 if the Analog Comparator also is used in

the application at the same time.

When the CHR9n bit in the UCSRnB Register is set, transmitted and received charac-

ters are nine bits long plus start and stop bits. The ninth data bit to be transmitted is the

TXB8n bit in UCSRnB Register. This bit must be set to the wanted value before a trans-

mission is initiated by writing to the UDRn Register. The ninth data bit received is the

RXB8n bit in the UCSRnB Register.

72

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Multi-processor

Communication Mode

The Multi-processor Communication mode enables several Slave MCUs to receive data

from a master MCU. This is done by first decoding an address byte to find out which

MCU has been addressed. If a particular Slave MCU has been addressed, it will receive

the following data bytes as normal, while the other Slave MCUs will ignore the data

bytes until another address byte is received.

For an MCU to act as a master MCU, it should enter 9-bit transmission mode (CHR9n in

UCSRnB set). The ninth bit must be one to indicate that an address byte is being trans-

mitted, and zero to indicate that a data byte is being transmitted.

For the Slave MCUs, the mechanism appears slightly different for 8-bit and 9-bit recep-

tion mode. In 8-bit reception mode (CHR9n in UCSRnB cleared), the stop bit is one for

an address byte and zero for a data byte. In 9-bit reception mode (CHR9n in UCSRnB

set), the ninth bit is one for an address byte and zero for a data byte, whereas the stop

bit is always high.

The following procedure should be used to exchange data in Multi-processor Communi-

cation mode:

1. All Slave MCUs are in Multi-processor Communication mode (MPCMn in UCS-

RnA is set).

2. The master MCU sends an address byte and all Slaves receive and read this

byte. In the Slave MCUs, the RXCn Flag in UCSRnA will be set as normal.

3. Each Slave MCU reads the UDRn Register and determines if it has been

selected. If so, it clears the MPCMn bit in UCSRnA; otherwise, it waits for the

next address byte.

4. For each received data byte, the receiving MCU will set the Receive Complete

Flag (RXCn in UCSRnA). In 8-bit mode, the receiving MCU will also generate a

framing error (FEn in UCSRnA set), since the stop bit is zero. The other Slave

MCUs, which still have the MPCMn bit set, will ignore the data byte. In this case,

the UDRn Register and the RXCn, FEn, or Flags will not be affected.

5. After the last byte has been transferred, the process repeats from step 2.

UART Control

UART0 I/O Data Register –

UDR0

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$0C ($2C)

Read/Write

Initial Value

LSB

R/W

0

UDR0

UDR1

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

UART1 I/O Data Register –

UDR1

Bit

7

MSB

R/W

0

6

5

4

3

2

1

0

$03 ($23)

Read/Write

Initial Value

LSB

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

The UDRn Register is actually two physically separate registers sharing the same I/O

address. When writing to the register, the UART Transmit Data Register is written.

When reading from UDRn, the UART Receive Data Register is read.

UART0 Control and Status

Registers – UCSR0A

Bit

7

RXC0

R

6

TXC0

R/W

0

5

4

FE0

R

3

OR0

R

2

–

1

U2X0

R/W

0

MPCM0

R/W

0

$0B ($2B)

Read/Write

Initial Value

UDRE0

UCSR0A

R

1

R

0

73

1228D–AVR–02/07

UART1 Control and Status

Registers – UCSR1A

Bit

7

RXC1

R

6

TXC1

R/W

0

5

4

FE1

R

3

OR1

R

2

–

1

U2X1

R/W

0

MPCM1

R/W

0

$02 ($22)

Read/Write

Initial Value

UDRE1

UCSR1A

R

1

R

0

• Bit 7 ^–RXC0/RXC1: UART Receive Complete

This bit is set (one) when a received character is transferred from the Receiver Shift

Register to UDRn. The bit is set regardless of any detected framing errors. When the

RXCIEn bit in UCSRnB is set, the UART Receive Complete interrupt will be executed

when RXCn is set (one). RXCn is cleared by reading UDRn. When interrupt-driven data

reception is used, the UART Receive Complete Interrupt routine must read UDRn in

order to clear RXCn; otherwise, a new interrupt will occur once the interrupt routine

terminates.

• Bit 6 ^–TXC0/TXC1: UART Transmit Complete

This bit is set (one) when the entire character (including the stop bit) in the Transmit

Shift Register has been shifted out and no new data has been written to UDRn. This

Flag is especially useful in half-duplex communications interfaces, where a transmitting

application must enter Receive mode and free the communications bus immediately

after completing the transmission.

When the TXCIEn bit in UCSRnB is set, setting of TXCn causes the UART Transmit

Complete interrupt to be executed. TXCn is cleared by hardware when executing the

corresponding Interrupt Handling Vector. Alternatively, the TXCn bit is cleared (zero) by

writing a logical “1” to the bit.

• Bit 5 ^–UDRE0/UDRE1: UART Data Register Empty

This bit is set (one) when a character written to UDRn is transferred to the Transmit Shift

Register. Setting of this bit indicates that the Transmitter is ready to receive a new char-

acter for transmission.

When the UDRIEn bit in UCSRnB is set, the UART Transmit Complete interrupt will be

executed as long as UDREn is set and the global interrupt enable bit in SREG is set.

UDREn is cleared by writing UDRn. When interrupt-driven data transmittal is used, the

UART Data Register Empty Interrupt routine must write UDRn in order to clear UDREn,

otherwise a new interrupt will occur once the interrupt routine terminates.

UDREn is set (one) during reset to indicate that the Transmitter is ready.

• Bit 4 ^–FE0/FE1: Framing Error

This bit is set if a Framing Error condition is detected, i.e., when the stop bit of an incom-

ing character is zero.

The FEn bit is cleared when the stop bit of received data is one.

• Bit 3 ^–OR0/OR1: OverRun

This bit is set if an Overrun condition is detected, i.e., when a character already present

in the UDRn Register is not read before the next character has been shifted into the

Receiver Shift Register. The ORn bit is buffered, which means that it will be set once the

valid data still in UDRn is read.

The ORn bit is cleared (zero) when data is received and transferred to UDRn.

74

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bit 2 – Res: Reserved Bit

This bit is reserved bit in the ATmega161 and will always read as zero.

• Bit 1 ^–U2X0/U2X1: Double the UART Transmission Speed

When this bit is set (one), the UART speed will be doubled. This means that a bit will be

transmitted/received in 8 CPU clock periods instead of 16 CPU clock periods. For a

detailed description, see “Double-speed Transmission” on page 78.

• Bit 0 ^–MPCM0/MPCM1: Multi-processor Communication Mode

This bit is used to enter Multi-processor Communication mode. The bit is set when the

Slave MCU waits for an address byte to be received. When the MCU has been

addressed, the MCU switches off the MPCMn bit and starts data reception.

For a detailed description, see “Multi-processor Communication mode”.

UART0 Control and Status

Registers – UCSR0B

Bit

7

RXCIE0

R/W

0

6

TXCIE0

R/W

0

5

UDRIE0

R/W

0

4

RXEN0

R/W

0

3

TXEN0

R/W

0

2

CHR90

R/W

0

1

0

TXB80

R/W

0

$0A ($2A)

Read/Write

Initial Value

RXB80

UCSR0B

UCSR1B

R

1

UART1 Control and Status

Registers – UCSR1B

Bit

7

RXCIE1

R/W

0

6

TXCIE1

R/W

0

5

UDRIE1

R/W

0

4

RXEN1

R/W

0

3

TXEN1

R/W

0

2

CHR91

R/W

0

1

0

TXB81

R/W

0

$01 ($21)

Read/Write

Initial Value

RXB81

R

1

• Bit 7 ^–RXCIE0/RXCIE1: RX Complete Interrupt Enable

When this bit is set (one), a setting of the RXCn bit in UCSRnA will cause the Receive

Complete interrupt routine to be executed, provided that global interrupts are enabled.

• Bit 6 ^–TXCIE0/TXCIE1: TX Complete Interrupt Enable

When this bit is set (one), a setting of the TXCn bit in UCSRnA will cause the Transmit

Complete interrupt routine to be executed, provided that global interrupts are enabled.

• Bit 5 ^–UDRIE0/UDREI1: UART Data Register Empty Interrupt Enable

When this bit is set (one), a setting of the UDREn bit in UCSRnA will cause the UART

Data Register Empty interrupt routine to be executed, provided that global interrupts are

enabled.

• Bit 4 ^–RXEN0/RXEN1: Receiver Enable

This bit enables the UART Receiver when set (one). When the Receiver is disabled, the

TXCn, ORn and FEn Status Flags cannot become set. If these flags are set, turning off

RXEN does not cause them to be cleared.

• Bit 3 ^–TXEN0/TXEN1: Transmitter Enable

This bit enables the UART Transmitter when set (one). When disabling the Transmitter

while transmitting a character, the Transmitter is not disabled before the character in the

Shift Register plus any following character in UDRn has been completely transmitted.

75

1228D–AVR–02/07

• Bit 2 – CHR90/CHR91: 9-bit Characters

When this bit is set (one), transmitted and received characters are nine bits long, plus

start and stop bits. The ninth bit is read and written by using the RXB8n and TXB8 bits in

UCSRnB, respectively. The ninth data bit can be used as an extra stop bit or a parity bit.

• Bit 1 ^–RXB80/RXB81: Receive Data Bit 8

When CHR9n is set (one), RXB8n is the ninth data bit of the received character.

• Bit 0 ^–TXB80/TXB81: Transmit Data Bit 8

When CHR9n is set (one), TXB8n is the ninth data bit in the character to be transmitted.

Baud Rate Generator

The baud rate generator is a frequency divider that generates baud rates according to

the following equation:

f

CK

BAUD =

---------------------------------

16(UBR + 1)

•

BAUD = Baud rate

_CK= Crystal clock frequency

f

UBR = Contents of the UBRRH and UBRR Registers (0 - 4095)

Note that this equation is not valid when the UART transmission speed is doubled.

See “Double-speed Transmission” for a detailed description.

For standard crystal frequencies, the most commonly used baud rates can be generated

by using the UBR settings in Table 24. UBR values that yield an actual baud rate differ-

ing less than 2% from the target baud rate are boldface in the table. However, using

baud rates that have more than 1% error is not recommended. High error ratings give

less noise resistance.

76

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 24. UBR Settings at Various Crystal Frequencies

Baud Rate

2400

%Error

0.2

%Error

0.0

%Error

UBR=

0.2

%Error

0.0

1 MHz

1.8432 MHz

2 MHz

2.4576 MHz

UBR=

25

12

6

3

2

1

0

47

23

11

7

51

63

31

15

10

7

4

3

2

1

UBR=

4800

9600

0.2

0.0

33.3 UBR=

25

12

8

6

3

2

1

0

0.2

0.0

3.1

0.0

6.3

0.0

12.5

0.0

25.0

7.5 UBR=

7.8 UBR=

22.9 UBR=

7.8 UBR=

22.9 UBR=

84.3 UBR=

3.7 UBR=

7.5 UBR=

7.8 UBR=

22.9 UBR=

7.8 UBR=

14400

19200

28800

38400

57600

76800

115200

5

3

2

1

0

UBR=

0

0.0

Baud Rate

2400

%Error

0.0

%Error

0.0

3.2768 MHz

3.6864 MHz

4 MHz

4.608 MHz

UBR=

84

42

20

13

10

6

4

3

2

1

0.4

0.8

1.6

95

47

23

15

11

7

103

51

25

16

12

8

6

3

2

1

0.2

119

59

29

19

14

9

4800

9600

0.0

6.7

0.0

6.7

2.1 UBR=

UBR=

14400

19200

28800

38400

57600

76800

115200

3.1 UBR=

UBR=

0.2

3.7 UBR=

7.5 UBR=

7.8 UBR=

1.6

6.3 UBR=

12.5 UBR=

7

4

3

2

5

3

2

1

20.0

0.0

Baud Rate

2400

%Error

0.2

%Error

0.0

%Error

-

7.3728 MHz

8 MHz

9.216 MHz

11.059 MHz

UBR=

287

143

71

47

35

23

17

11

8

191

95

47

31

23

15

11

7

0.0

207

103

51

34

25

16

12

8

239

119

59

39

29

19

14

9

UBR=

4800

9600

0.2

0.8

0.2

0.0

14400

19200

28800

38400

57600

76800

115200

2.1 UBR=

UBR=

0.2

3.7 UBR=

7.5 UBR=

7.8 UBR=

6

3

7

4

6.7 UBR=

UBR=

5

3

0.0

5

77

1228D–AVR–02/07

UART0 and UART1 High Byte

Baud Rate Register UBRRHI

Bit

7

MSB1

R/W

0

6

5

4

LSB1

R/W

0

3

MSB0

R/W

0

2

1

0

LSB0

R/W

0

$20 ($40)

Read/Write

Initial Value

UBRRHI

R/W

0

R/W

0

R/W

0

R/W

0

The UART Baud Register is a 12-bit register. The four most significant bits are located in

a separate register, UBRRHI. Note that both UART0 and UART1 share this register. Bit

7 to bit 4 of UBRRHI contain the four most significant bits of the UART1 Baud Register.

Bit 3 to bit 0 contain the four most significant bits of the UART0 Baud Register.

UART0 Baud Rate Register

Low Byte – UBRR0

Bit

7

6

5

4

3

2

1

0

$09 ($29)

Read/Write

Initial Value

MSB

R/W

0

LSB

R/W

0

UBRR0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

UART1 Baud Rate Register

Low Byte – UBRR1

Bit

7

6

5

4

3

2

1

0

$00 ($20)

Read/Write

Initial Value

MSB

R/W

0

LSB

R/W

0

UBRR1

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

UBRRn stores the eight least significant bits of the UART Baud Rate Register.

Double-speed

Transmission

The ATmega161 provides a separate UART mode that allows the user to double the

communication speed. By setting the U2X bit in UART Control and Status Register

UCSRnA, the UART speed will be doubled. The data reception will differ slightly from

Normal mode. Since the speed is doubled, the Receiver front-end logic samples the sig-

nals on RXDn pin at a frequency 8 times the baud rate. While the line is idle, one single

sample of logical “0” will be interpreted as the falling edge of a start bit, and the start bit

detection sequence is initiated. Let sample 1 denote the first zero-sample. Following the

1-to-0 transition, the Receiver samples the RXDn pin at samples 4, 5 and 6. If two or

more of these three samples are found to be logical “1”s, the start bit is rejected as a

noise spike and the Receiver starts looking for the next 1-to-0 transition.

If, however, a valid start bit is detected, sampling of the data bits following the start bit is

performed. These bits are also sampled at samples 4, 5 and 6. The logical value found

in at least two of the three samples is taken as the bit value. All bits are shifted into the

Transmitter Shift Register as they are sampled. Sampling of an incoming character is

shown in Figure 47.

Figure 47. Sampling Received Data when the Transmission Speed is Doubled

RXD

START BIT

D0

D1

D2

D3

D4

D5

D6

D7

STOP BIT

RECEIVER

SAMPLING

78

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

The Baud Rate Generator in

Double UART Speed Mode

Note that the baud rate equation is different from the equation on page 76 when the

UART speed is doubled:

f

CK

BAUD = ------------------------------

8(UBR + 1)

•

BAUD = Baud rate

_CK= Crystal Clock frequency

f

UBR = Contents of the UBRRHI and UBRR Registers (0 - 4095)

Note that this equation is only valid when the UART transmission speed is doubled.

For standard crystal frequencies, the most commonly used baud rates can be generated

by using the UBR settings in Table 24. UBR values that yield an actual baud rate differ-

ing less than 1.5% from the target baud rate are boldface in the table. However, since

the number of samples are reduced and the system clock might have some variance

(this applies especially when using resonators), it is recommended that the baud rate

error be less than 0.5%.

79

1228D–AVR–02/07

Table 25. UBR Settings at Various Crystal Frequencies in Double-speed Mode

Baud Rate

1.0000 MHz

% Error

1.8432 MHz

% Error

2.0000 MHz

% Error

2400

UBR = 51

UBR = 25

UBR = 12

UBR = 8

UBR = 6

UBR = 3

UBR = 2

UBR = 1

UBR = 0

-

0.2

3.7

7.5

7.8

22.9

84.3

-

UBR = 95

UBR = 47

UBR = 23

UBR = 15

UBR = 11

UBR = 7

UBR = 5

UBR = 3

UBR = 2

UBR = 1

UBR = 0

0.0

UBR = 103

UBR = 51

UBR = 25

UBR = 16

UBR = 12

UBR = 8

UBR = 6

UBR = 3

UBR = 2

UBR = 1

UBR = 0

0.2

2.1

0.2

3.7

7.5

7.8

84.3

4800

9600

14400

19200

28800

38400

57600

76800

115200

230400

Baud Rate

3.2768 MHz

% Error

3.6864 MHz

% Error

4.0000 MHz

% Error

2400

UBR = 170

UBR = 84

UBR = 42

UBR = 27

UBR = 20

UBR = 13

UBR = 10

UBR = 6

UBR = 4

UBR = 3

UBR = 1

UBR = 0

-

0.2

0.4

0.8

1.6

3.1

1.6

6.2

12.5

-

UBR = 191

UBR = 95

UBR = 47

UBR = 31

UBR = 23

UBR = 15

UBR = 11

UBR = 7

UBR = 5

UBR = 3

UBR = 1

UBR = 0

-

0.0

-

UBR = 207

UBR = 103

UBR = 51

UBR = 34

UBR = 25

UBR = 16

UBR = 12

UBR = 8

0.2

0.8

0.2

2.1

0.2

3.7

7.5

7.8

84.3

4800

9600

14400

19200

28800

38400

57600

76800

115200

230400

460800

912600

UBR = 6

UBR = 3

UBR = 1

UBR = 0

Baud Rate

7.3728 MHz

% Error

8.0000 MHz

% Error

9.2160 MHz

% Error

2400

UBR = 383

UBR = 191

UBR = 95

UBR = 63

UBR = 47

UBR = 31

UBR = 23

UBR = 15

UBR = 11

UBR = 7

0.0

UBR = 416

UBR = 207

UBR = 103

UBR = 68

UBR = 51

UBR = 34

UBR = 25

UBR = 16

UBR = 12

UBR = 8

0.1

0.2

0.6

0.2

0.8

0.2

2.1

0.2

3.7

7.8

UBR = 479

UBR = 239

UBR = 119

UBR = 79

UBR = 59

UBR = 39

UBR = 29

UBR = 19

UBR = 14

UBR = 9

0.0

20.0

4800

9600

14400

19200

28800

38400

57600

76800

115200

230400

460800

912600

UBR = 3

UBR = 4

UBR = 1

UBR = 2

UBR = 0

80

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Analog Comparator

The Analog Comparator compares the input values on the positive input PB2 (AIN0) and

negative input PB3 (AIN1). When the voltage on the positive input PB2 (AIN0) is higher

than the voltage on the negative input PB3 (AIN1), the Analog Comparator Output

(ACO) is set (one). The comparator’s output can be set to trigger the Timer/Counter1

Input Capture function. In addition, the comparator can trigger a separate interrupt,

exclusive to the Analog Comparator. The user can select interrupt triggering on compar-

ator output rise, fall or toggle. A block diagram of the comparator and its surrounding

logic is shown in Figure 48.

Figure 48. Analog Comparator Block Diagram

Analog Comparator Control

and Status Register – ACSR

Bit

7

6

AINBG

R/W

0

5

ACO

R

4

ACI

R/W

0

3

ACIE

R/W

0

2

ACIC

R/W

0

1

ACIS1

R/W

0

ACIS0

R/W

0

$08 ($28)

Read/Write

Initial Value

ACD

R/W

0

ACSR

N/A

• Bit 7 ^–ACD: Analog Comparator Disable

When this bit is set (one), the power to the Analog Comparator is switched off. This bit

can be set at any time to turn off the Analog Comparator. This will reduce power con-

sumption in active and Idle mode. When changing the ACD bit, the Analog Comparator

Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise, an interrupt can

occur when the bit is changed.

• Bit 6 ^–AINBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap voltage of 1.22 0.05V replaces the normal input

to the positive input (AIN0) of the comparator. When this bit is cleared, the normal input

pin PB2 is applied to the positive input of the comparator.

• Bit 5 ^–ACO: Analog Comparator Output

ACO is directly connected to the comparator output.

81

1228D–AVR–02/07

• Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set (one) when a comparator output event triggers the interrupt mode defined

by ACI1 and ACI0. The Analog Comparator Interrupt routine is executed if the ACIE bit

is set (one) and the I-bit in SREG is set (one). ACI is cleared by hardware when execut-

ing the corresponding Interrupt Handling Vector. Alternatively, ACI is cleared by writing

a logical “1” to the Flag.

• Bit 3 ^–ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is set (one) and the I-bit in the Status Register is set (one), the Ana-

log Comparator Interrupt is enabled. When cleared (zero), the interrupt is disabled.

• Bit 2 ^–ACIC: Analog Comparator Input Capture Enable

When set (one), this bit enables the Input Capture function in Timer/Counter1 to be trig-

gered by the Analog Comparator. The comparator output is, in this case, directly

connected to the Input Capture front-end logic, making the comparator utilize the noise

canceler and edge select features of the Timer/Counter1 Input Capture Interrupt. When

cleared (zero), no connection between the Analog Comparator and the Input Capture

function is given. To make the comparator trigger the Timer/Counter1 Input Capture

Interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set (one).

• Bits 1, 0 ^–ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events trigger the Analog Comparator Interrupt.

The different settings are shown in Table 26.

Table 26. ACIS1/ACIS0 Settings⁽¹⁾

ACIS1

ACIS0

Interrupt Mode

0

1

0

1

0

1

Comparator Interrupt on Output Toggle

Reserved

Comparator Interrupt on Falling Output Edge

Comparator Interrupt on Rising Output Edge

Note:

1. When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be dis-

abled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise, an

interrupt can occur when the bits are changed.

Caution: Using the SBI or CBI instruction on bits other than ACI in this register will write

a one back into ACI if it is read as set, thus clearing the Flag.

The Analog Comparator pins (PB2 and PB3) are also used as the TXD1 and RXD1 pins

for UART1. Note that if the UART1 transceiver or Receiver is enabled, the UART1 will

override the settings in the DDRB Register even if the Analog Comparator is enabled.

Therefore, it is not recommended to use UART1 if the Analog Comparator is needed in

the same application at the same time. See “UARTs” on page 69 for more details.

82

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Internal Voltage

Reference

ATmega161 features an internal voltage reference with a nominal voltage of 1.22V. This

reference can be used as an input to the Analog Comparator.

Voltage Reference

Enable Signals and Start-

up Time

The voltage reference has a start-up time that may have an influence on the way it

should be used. The maximum start-up time is TBD. To save power, the reference is on

only when the AINBG bit in ACSR is set. Thus the user must always allow the reference

to start up before the output from the Analog Comparator is used. The bandgap refer-

ence uses approximately 10 µA, and to reduce the power consumption in Power-down

mode, the user can turn off the reference when entering this mode.

83

1228D–AVR–02/07

Interface to External

Memory

With all the features the external memory interface provides, it is well suited to operate

as an interface to memory devices such as external SRAM and Flash, and peripherals

such as LCD display, A/D, D/A, etc. The control bits for the external memory interface

are located in two registers, the MCU Control Register (MCUCR) and the Extended

MCU Control Register (EMCUCR).

MCU Control Register –

MCUCR

Bit

7

6

SRW10

R/W

0

5

SE

R/W

0

4

3

ISC11

R/W

0

2

ISC10

R/W

0

1

ISC01

R/W

0

ISC00

R/W

0

$35 ($55)

Read/Write

Initial Value

SRE

R/W

0

SM1

R/W

0

MCUCR

Extended MCU Control

Register – EMCUCR

Bit

7

6

SRL2

R/W

0

5

SRL1

R/W

0

4

SRL0

R/W

0

3

SRW01

R/W

0

2

SRW00

R/W

0

1

SRW11

R/W

0

ISC20

R/W

0

$36 ($56)

Read/Write

Initial Value

SM0

R/W

0

EMCUCR

• Bit 7 MCUCR – SRE: External SRAM Enable

When the SRE bit is set (one), the external memory interface is enabled and the pin

functions AD0 - 7 (Port A), A8 - 15 (Port C), ALE (Port E), WR and RD (Port D) are acti-

vated as the alternate pin functions. The SRE bit overrides any pin direction settings in

the respective Data Direction Registers. See Figure 50 through Figure 53 for a descrip-

tion of the external memory pin functions. When the SRE bit is cleared (zero), the

external Data memory interface is disabled and the normal pin and data direction set-

tings are used

• Bits 6..4 EMCUCR – SRL2, SRL1, SRL0: Wait State Page Limit

It is possible to configure different wait states for different external memory addresses.

The external memory address space can be divided into two pages with different wait

state bits. The SRL2, SRL1 and SRL0 bits select the split of the pages (see Table 28

and Figure 49). As defaults, the SRL2, SRL1 and SRL0 bits are set to zero and the

entire external memory address space is treated as one page. When the entire SRAM

address space is configured as one page, the wait states are configured by the SRW11

and SRW10 bits.

• Bit 1 EMCUCR and Bit 6 MCUCR – SRW11, SRW10: Wait State Select Bits for

Upper Page

The SRW11 and SRW10 bits control the number of wait states for the upper page of the

external memory address space (see Table 27). Note that if the SRL2, SRL1, and SRL0

bits are set to zero, the SRW11 and SRW10 bit settings will define the wait state of the

entire SRAM address space.

84

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Bits 3..2 EMCUCR – SRW01, SRW00: Wait State Select Bits for Lower Page

The SRW01 and SRW00 bits control the number of wait states for the lower page of the

external memory address space (see Table 27).

Table 27. Wait States⁽¹⁾

SRWn1

SRWn0

Wait States

0

1

0

1

0

1

No wait states

Wait one cycle during read/write strobe

Wait two cycles during read/write strobe

Wait two cycles during read/write and wait one cycle before driving

out new address

Note:

1. n = 0 or 1 (lower/upper page)

For further details of the timing and wait states of the external memory interface, see

Figure 50 through Figure 53 for how the setting of the SRW bits affects the timing.

Table 28. Page Limits with Different Settings of SRL2..0

SRL2

SRL1

SRL0

Page Limits

Lower page = N/A

0

Upper page = $0460-$FFFF

Lower page = $0460-$1FFF

Upper page = $2000-$FFFF

0

1

0

1

0

1

0

1

0

1

0

1

Lower page = $0460-$4FFF

Upper page = $4000-$FFFF

Lower page = $0460-$5FFF

Upper page = $6000-$FFFF

Lower page = $0460-$7FFF

Upper page = $8000-$FFFF

Lower page = $0460-$9FFF

Upper page = $A000-$FFFF

Lower page = $0460-$BFFF

Upper page = $C000-$FFFF

Lower page = $0460-$DFFF

Upper page = $E000-$FFFF

85

1228D–AVR–02/07

Figure 49. External Memory with Page Select

Data Memory

$0000

$0460

Internal memory

Lower page

SRW01

SRW00

SRL[2..0]

External Memory

(0-63K x 8)

Upper page

SRW11

SRW10

$FFFF

Figure 50. External Data Memory Cycles without Wait State (SRWn1 = 0 and SRWn0

=0)⁽¹⁾

T1

T2

T3

T4

System Clock Ø

ALE

XX

Address [15..8] Prev. addr.

XX

Address

Data

XX

Prev. data

Address

Data/Address [7..0]

WR

Data

Data/Address [7..0] Prev. data

RD

XX

Note:

1. SRWn1 = SRW11 (upper page) or SRW01 (lower page), SRWn0 = SRW10 (upper

page) or SRW00 (lower page).

The ALE pulse in period T4 is only present if the next instruction accesses the RAM

(internal or external). The Data and Address will only change in T4 if ALE is present

(the next instruction accesses the RAM).

86

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 51. External Data Memory Cycles with SRWn1 = 0 and SRWn0 = 1⁽¹⁾

T1

T2

T3

T4

T5

System Clock Ø

ALE

Prev. addr.

Address [15..8]

Data/Address [7..0]

WR

XX

Address

Data

XX

Prev. data

Address

Prev. data

Data/Address [7..0]

RD

XX

Data

XX

Note:

1. SRWn1 = SRW11 (upper page) or SRW01 (lower page), SRWn0 = SRW10 (upper

page) or SRW00 (lower page). The ALE pulse in period T5 is only present if the next

instruction accesses the RAM (internal or external). The Data and Address will only

change in T5 if ALE is present (the next instruction accesses the RAM).

Figure 52. External Data Memory Cycles with SRWn1 = 1 and SRWn0 = 0⁽¹⁾

T1

T2

T3

T4

T6

T5

System Clock Ø

ALE

Prev. addr.

XX

Address [15..8]

XX

Address

Data

XX

Data/Address [7..0] Prev. data

Address

WR

Data/Address [7..0] Prev. data

RD

Data

XX

Note:

1. SRWn1 = SRW11 (upper page) or SRW01 (lower page), SRWn0 = SRW10 (upper

page) or SRW00 (lower page). The ALE pulse in period T6 is only present if the next

instruction accesses the RAM (internal or external). The Data and Address will only

change in T6 if ALE is present (the next instruction accesses the RAM).

Figure 53. External Data Memory Cycles with SRWn1 = 1 and SRWn0 = 1⁽¹⁾

T1

T2

T3

T4

T6

T7

T5

System Clock Ø

ALE

Address [15..8] Prev. addr.

XX

Address

Data

XX

Data/Address [7..0] Prev. data

Address

WR

Data/Address [7..0] Prev. data

RD

XX

Data

XX

Note:

1. SRWn1 = SRW11 (upper page) or SRW01 (lower page), SRWn0 = SRW10 (upper

page) or SRW00 (lower page). The ALE pulse in period T7 is only present if the next

instruction accesses the RAM (internal or external). The Data and Address will only

change in T7 if ALE is present (the next instruction accesses the RAM).

87

1228D–AVR–02/07

Using the External

Memory Interface

The interface consists of:

Port A: multiplexed low-order address bus and data bus

Port C: high-order address bus

The ALE pin: address latch enable

The RD and WR pin: read and write strobes

The external memory interface is enabled by setting the external SRAM enable bit

(SRE) of the MCU Control Register (MCUCR) and will override the setting of the Data

Direction Registers DDRA, DDRD and DDRE. When the SRE bit is cleared (zero), the

external memory interface is disabled and the normal pin and data direction settings are

used. When SRE is low, the address space above the internal SRAM boundary is not

mapped into the internal SRAM, as in AVR parts do not have an external memory

interface.

When ALE goes from high to low, there is a valid address on Port A. ALE is low during a

data transfer. RD and WR are active when accessing the external memory only.

When the external memory interface is enabled, the ALE signal may have short pulses

when accessing the internal RAM, but the ALE signal is stable when accessing the

external memory.

Figure 54 sketches how to connect an external SRAM to the AVR using eight latches

that are transparent when G is high.

Figure 54. External SRAM Connected to the AVR

D[7:0]

Port A

ALE

D

G

Q

A[7:0]

SRAM

A[15:8]

AVR

Port C

RD

WR

For details on the timing for the SRAM interface, please see Figure 83 through Figure 86

and Table 51 through Table 58.

88

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

I/O Ports

All AVR ports have true read-modify-write functionality when used as general digital I/O

ports. This means that the direction of one port pin can be changed without unintention-

ally changing the direction of any other pin with the SBI and CBI instructions. The same

applies for changing drive value (if configured as output) or enabling/disabling of pull-up

resistors (if configured as input).

Port A

Port A is an 8-bit bi-directional I/O port.

Three I/O memory address locations are allocated for the Port A, one each for the Data

Register – PORTA, $1B($3B), Data Direction Register – DDRA, $1A($3A) and the Port

A Input Pins – PINA, $19($39). The Port A Input Pins address is read-only, while the

Data Register and the Data Direction Register are read/write.

All port pins have individually selectable pull-up resistors. The Port A output buffers can

sink 20 mA and thus drive LED displays directly. When pins PA0 to PA7 are used as

inputs and are externally pulled low, they will source current if the internal pull-up resis-

tors are activated.

The Port A pins have alternate functions related to the optional external memory inter-

face. Port A can be configured to be the multiplexed low-order address/data bus during

accesses to the external Data memory. In this mode, Port A has internal pull-up

resistors.

When Port A is set to the alternate function by the SRE (External SRAM Enable) bit in

the MCUCR (MCU Control Register), the alternate settings override the Data Direction

Register.

Port A Data Register – PORTA

Bit

7

PORTA7

R/W

0

6

PORTA6

R/W

0

5

PORTA5

R/W

0

4

PORTA4

R/W

0

3

PORTA3

R/W

0

2

PORTA2

R/W

0

1

PORTA1

R/W

0

PORTA0

R/W

0

PORTA

DDRA

PINA

$1B ($3B)

Read/Write

Initial Value

Port A Data Direction Register

– DDRA

Bit

7

DDA7

R/W

0

6

DDA6

R/W

0

5

DDA5

R/W

0

4

DDA4

R/W

0

3

DDA3

R/W

0

2

DDA2

R/W

0

1

DDA1

R/W

0

DDA0

R/W

0

$1A ($3A)

Read/Write

Initial Value

Port A Input Pins Address –

PINA

Bit

7

PINA7

R

6

PINA6

R

5

PINA5

R

4

PINA4

R

3

PINA3

R

2

PINA2

R

1

PINA1

R

0

PINA0

R

$19 ($39)

Read/Write

Initial Value

N/A

The Port A Input Pins address (PINA) is not a register; this address enables access to

the physical value on each Port A pin. When reading PORTA, the Port A Data Latch is

read and when reading PINA, the logical values present on the pins are read.

Port A as General Digital I/O

All eight pins in Port A have equal functionality when used as digital I/O pins.

PAn, general I/O pin: The DDAn bit in the DDRA Register selects the direction of this

pin. If DDAn is set (one), PAn is configured as an output pin. If DDAn is cleared (zero),

PAn is configured as an input pin. If PORTAn is set (one) when the pin is configured as

an input pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off, the

PORTAn has to be cleared (zero) or the pin has to be configured as an output pin. The

89

1228D–AVR–02/07

Port A pins are tri-stated when a reset condition becomes active, even if the clock is not

running.

Table 29. DDAn Effects on Port A Pins⁽¹⁾

DDAn

PORTAn

I/O

Pull-up

No

Comment

0

1

0

1

0

1

Input

Tri-state (high-Z)

Input

Yes

PAn will source current if ext. pulled low.

Push-pull Zero Output

Push-pull One Output

Output

No

Note:

1. n: 7,6…0, pin number

Port A Schematics

Note that all port pins are synchronized. The synchronization latch is, however, not

shown in the figure.

Figure 55. Port A Schematic Diagrams (Pins PA0 - PA7)

90

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Port B

Port B is an 8-bit bi-directional I/O port.

Three I/O memory address locations are allocated for the Port B, one each for the Data

Register – PORTB, $18($38), Data Direction Register – DDRB, $17($37) and the Port B

Input Pins – PINB, $16($36). The Port B Input Pins address is read-only, while the Data

Register and the Data Direction Register are read/write.

All port pins have individually selectable pull-up resistors. The Port B output buffers can

sink 20 mA and thus drive LED displays directly. When pins PB0 to PB7 are used as

inputs and are externally pulled low, they will source current if the internal pull-up resis-

tors are activated.

The Port B pins with alternate functions are shown in Table 30.

Table 30. Port B Pin Alternate Functions⁽¹⁾

Port Pin Alternate Functions

OC0 (Timer/Counter0 Compare Match Output)/T0 (Timer/Counter0 External

Counter Input)

PB0

OC2 (Timer/Counter2 Compare Match Output)/T1 (Timer/Counter1 External

Counter Input)

PB1

PB2

PB3

PB4

PB5

PB6

PB7

RXD1 (UART1 Input Line)/AIN0 (Analog Comparator Positive Input)

TXD1 (UART1 Output Line)/AIN1 (Analog Comparator Negative Input)

SS (SPI Slave Select Input)

MOSI (SPI Bus Master Output/Slave Input)

MISO (SPI Bus Master Input/Slave Output)

SCK (SPI Bus Serial Clock)

Note:

1. When the pins are used for the alternate function, the DDRB and PORTB Registers

have to be set according to the alternate function description.

Port B Data Register – PORTB

Bit

7

PORTB7

R/W

0

6

PORTB6

R/W

0

5

PORTB5

R/W

0

4

PORTB4

R/W

0

3

PORTB3

R/W

0

2

PORTB2

R/W

0

1

PORTB1

R/W

0

PORTB0

R/W

0

PORTB

DDRB

PINB

$18 ($38)

Read/Write

Initial Value

Port B Data Direction Register

– DDRB

Bit

7

DDB7

R/W

0

6

DDB6

R/W

0

5

DDB5

R/W

0

4

DDB4

R/W

0

3

DDB3

R/W

0

2

DDB2

R/W

0

1

DDB1

R/W

0

DDB0

R/W

0

$17 ($37)

Read/Write

Initial Value

Port B Input Pins Address –

PINB

Bit

7

PINB7

R

6

PINB6

R

5

PINB5

R

4

PINB4

R

3

PINB3

R

2

PINB2

R

1

PINB1

R

0

PINB0

R

$16 ($36)

Read/Write

Initial Value

N/A

The Port B Input Pins address (PINB) is not a register; this address enables access to

the physical value on each Port B pin. When reading PORTB, the Port B Data Latch is

read and when reading PINB, the logical values present on the pins are read.

91

1228D–AVR–02/07

Port B as General Digital I/O

All eight pins in Port B have equal functionality when used as digital I/O pins.

PBn, general I/O pin: The DDBn bit in the DDRB Register selects the direction of this

pin. If DDBn is set (one), PBn is configured as an output pin. If DDBn is cleared (zero),

PBn is configured as an input pin. If PORTBn is set (one) when the pin is configured as

an input pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off, the

PORTBn has to be cleared (zero) or the pin has to be configured as an output pin. The

Port B pins are tri-stated when a reset condition becomes active, even if the clock is not

running.

Table 31. DDBn Effects on Port B Pins⁽¹⁾

DDBn

PORTBn

I/O

Pull-up

No

Comment

0

1

0

1

0

1

Input

Tri-state (high-Z)

Input

Yes

PBn will source current if ext. pulled low.

Push-pull Zero Output

Push-pull One Output

Output

No

Note:

1. n: 7,6…0, pin number

Alternate Functions of Port B The alternate pin configuration is as follows:

• SCK ^–Port B, Bit 7

SCK: Master clock output, Slave clock input pin for SPI channel. When the SPI is

enabled as a Slave, this pin is configured as an input regardless of the setting of DDB7.

When the SPI is enabled as a master, the data direction of this pin is controlled by

DDB7. When the pin is forced to be an input, the pull-up can still be controlled by the

PORTB7 bit. See the description of the SPI port for further details.

• MISO ^–Port B, Bit 6

MISO: Master data input, Slave data output pin for SPI channel. When the SPI is

enabled as a master, this pin is configured as an input regardless of the setting of

DDB6. When the SPI is enabled as a Slave, the data direction of this pin is controlled by

DDB6. When the pin is forced to be an input, the pull-up can still be controlled by the

PORTB6 bit. See the description of the SPI port for further details.

• MOSI ^–Port B, Bit 5

MOSI: SPI Master data output, Slave data input for SPI channel. When the SPI is

enabled as a Slave, this pin is configured as an input regardless of the setting of DDB5.

When the SPI is enabled as a master, the data direction of this pin is controlled by

DDB5. When the pin is forced to be an input, the pull-up can still be controlled by the

PORTB5 bit. See the description of the SPI port for further details.

• SS ^–Port B, Bit 4

SS: Slave port select input. When the SPI is enabled as a Slave, this pin is configured

as an input regardless of the setting of DDB5. As a Slave, the SPI is activated when this

pin is driven low. When the SPI is enabled as a master, the data direction of this pin is

controlled by DDB5. When the pin is forced to be an input, the pull-up can still be con-

trolled by the PORTB5 bit. See the description of the SPI port for further details.

92

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• TXD1/AIN1 – Port B, Bit 3

AIN1, Analog Comparator Negative Input. This pin also serves as the negative input of

the On-chip Analog Comparator.

TXD1, Transmit Data (Data output pin for the UART1). When the UART1 Transmitter is

enabled, this pin is configured as an output regardless of the value of DDRB3.

• RXD1/AIN0 ^–Port B, Bit 2

AIN0, Analog Comparator Positive Input. This pin also serves as the positive input of the

On-chip Analog Comparator.

RXD1, Receive Data (Data input pin for the UART1). When the UART1 Receiver is

enabled, this pin is configured as an input regardless of the value of DDRB2. When the

UART1 forces this pin to be an input, a logical “1” in PORTB2 will turn on the internal

pull-up.

• OC2/T1 ^–Port B, Bit 1

T1: Timer/Counter1 counter source. See “Timer/Counter1” on page 49 for further

details.

OC2, Output compare match output: The PB1 pin can serve as an external output when

the Timer/Counter2 compare matches. The PB1 pin has to be configured as an output

(DDB1 set [one]) to serve this function. See “8-bit Timer/Counters T/C0 and T/C2” on

page 40 for further details. The OC2 pin is also the output pin for the PWM mode timer

function.

• OC0/T0 ^–Port B, Bit 0

T0: Timer/Counter0 counter source. See “8-bit Timer/Counters T/C0 and T/C2” on page

40 further details.

OC0, Output compare match output: The PB0 pin can serve as an external output when

the Timer/Counter0 compare matches. The PB0 pin has to be configured as an output

(DDB0 set [one]) to serve this function. See “8-bit Timer/Counters T/C0 and T/C2” on

page 40 for further details and how to enable the output. The OC0 pin is also the output

pin for the PWM mode timer function.

93

1228D–AVR–02/07

Port B Schematics

Note that all port pins are synchronized. The synchronization latches are, however, not

shown in the figures.

Figure 56. Port B Schematic Diagram (Pins PB0 and PB1)

DDBn

PBn

PORTBn

COMx0

WP: WRITE PORTB

WD: WRITE DDRB

COMx1

RL:

RP:

READ PORTB LATCH

READ PORTB PIN

COMP. MATCH x

PWMx

RD: READ DDRB

n:

x:

0,1

0,2

FOCx

CSn2 CSn1 CSn0

94

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 57. Port B Schematic Diagram (Pin PB2)

RD

MOS

PULL-

UP

RESET

Q

D

DDB2

C

WD

RESET

Q

D

PB2

PORTB2

C

RL

RP

WP

RXEN1

RXD1

WP:

WD:

RL:

RP:

RD:

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

AIN0

RXD1: UART1 RECEIVE DATA

RXEN1: UART1 RECEIVE ENABLE

AIN0:

ANALOG COMPARATOR POSITIVE INPUT

Figure 58. Port B Schematic Diagram (Pin PB3)

RD

MOS

PULL-

UP

RESET

R

Q

D

DDB3

C

WD

RESET

R

Q

D

PB3

PORTB3

C

RL

RP

WP

TXEN1

TXD1

WP:

WD:

RL:

RP:

RD:

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

AIN1

TXD1:

UART1 TRANSMIT DATA

TXEN1: UART1 TRANSMIT ENABLE

AIN1: ANALOG COMPARATOR NEGATIVE INPUT

95

1228D–AVR–02/07

Figure 59. Port B Schematic Diagram (Pin PB4)

RD

MOS

PULL-

UP

RESET

Q

D

DDB4

C

WD

RESET

Q

D

PB4

PORTB4

C

RL

WP

RP

MSTR

SPE

WP:

WD:

RL:

RP:

RD:

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

MSTR: SPI MASTER ENABLE

SPE: SPI ENABLE

SPI SS

Figure 60. Port B Schematic Diagram (Pin PB5)

RD

MOS

PULL-

UP

RESET

R

Q

DDB5

D

C

WD

RESET

R

Q

PORTB5

D

PB5

C

RL

RP

WP

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

SPI ENABLE

MASTER SELECT

WP:

WD:

RL:

RP:

RD:

SPE:

MSTR

SPE

SPI MASTER

OUT

SPI SLAVE

IN

96

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 61. Port B Schematic Diagram (Pin PB6)

RD

MOS

PULL-

UP

RESET

R

Q

D

DDB6

C

WD

RESET

R

Q

D

PB6

PORTB6

C

RL

RP

WP

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

SPI ENABLE

MASTER SELECT

WP:

WD:

RL:

RP:

RD:

SPE:

MSTR

SPE

SPI SLAVE

OUT

SPI MASTER

IN

Figure 62. Port B Schematic Diagram (Pin PB7)

RD

MOS

PULL-

UP

RESET

R

DDB7

C

Q

D

WD

RESET

R

Q

D

PB7

PORTB7

C

RL

RP

WP

WRITE PORTB

WRITE DDRB

READ PORTB LATCH

READ PORTB PIN

READ DDRB

SPI ENABLE

MASTER SELECT

WP:

WD:

RL:

RP:

RD:

SPE:

MSTR

SPE

SPI ClLOCK

OUT

SPI CLOCK

IN

97

1228D–AVR–02/07

Port C

Port C is an 8-bit bi-directional I/O port.

Three I/O memory address locations are allocated for the Port C, one each for the Data

Register – PORTC, $15($35), Data Direction Register – DDRC, $14($34) and the Port C

Input Pins – PINC, $13($33). The Port C Input Pins address is read-only, while the Data

Register and the Data Direction Register are read/write.

All port pins have individually selectable pull-up resistors. The Port C output buffers can

sink 20 mA and thus drive LED displays directly. When pins PC0 to PC7 are used as

inputs and are externally pulled low, they will source current if the internal pull-up resis-

tors are activated.

The Port C pins have alternate functions related to the optional external memory inter-

face. Port C can be configured to be the high-order address byte during accesses to

external Data memory.

When Port C is set to the alternate function by the SRE (External SRAM Enable) bit in

the MCUCR (MCU Control Register), the alternate settings override the Data Direction

Register.

Port C Data Register – PORTC

Bit

7

PORTC7

R/W

0

6

PORTC6

R/W

0

5

PORTC5

R/W

0

4

PORTC4

R/W

0

3

PORTC3

R/W

0

2

PORTC2

R/W

0

1

PORTC1

R/W

0

PORTC0

R/W

0

PORTC

DDRC

PINC

$15 ($35)

Read/Write

Initial Value

Port C Data Direction Register

– DDRC

Bit

7

DDC7

R/W

0

6

DDC6

R/W

0

5

DDC5

R/W

0

4

DDC4

R/W

0

3

DDC3

R/W

0

2

DDC2

R/W

0

1

DDC1

R/W

0

DDC0

R/W

0

$14 ($34)

Read/Write

Initial Value

Port C Input Pins Address –

PINC

Bit

7

PINC7

R

6

PINC6

R

5

PINC5

R

4

PINC4

R

3

PINC3

R

2

PINC2

R

1

PINC1

R

0

PINC0

R

$13 ($33)

Read/Write

Initial Value

N/A

The Port C Input Pins address (PINC) is not a register; this address enables access to

the physical value on each Port C pin. When reading PORTC, the Port C Data Latch is

read and when reading PINC, the logical values present on the pins are read.

Port C as General Digital I/O

All eight pins in Port C have equal functionality when used as digital I/O pins.

PCn, general I/O pin: The DDCn bit in the DDRC Register selects the direction of this

pin. If DDCn is set (one), PCn is configured as an output pin. If DDCn is cleared (zero),

PCn is configured as an input pin. If PORTCn is set (one) when the pin is configured as

an input pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off,

PORTCn has to be cleared (zero) or the pin has to be configured as an output pin. The

Port C pins are tri-stated when a reset condition becomes active, even if the clock is not

running.

98

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 32. DDCn Effects on Port C Pins⁽¹⁾

DDCn

PORTCn

I/O

Pull-up

No

Comment

0

1

0

1

0

1

Input

Tri-state (high-Z)

Input

Yes

PCn will source current if ext. pulled low

Push-pull Zero Output

Output

No

Push-pull One Output

Note:

1. n: 7, 6,…0, pin number

Port C Schematics

Note that all port pins are synchronized. The synchronization latch is, however, not

shown in the figure.

Figure 63. Port C Schematic Diagram (Pins PC0 - PC7)

99

1228D–AVR–02/07

Port D

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors.

Three I/O address locations are allocated for the Port D, one each for the Data Register

– PORTD, $12($32), Data Direction Register – DDRD, $11($31) and the Port D Input

Pins – PIND, $10($30). The Port D Input Pins address is read-only, while the Data Reg-

ister and the Data Direction Register are read/write.

The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally

pulled low will source current if the pull-up resistors are activated.

Some Port D pins have alternate functions as shown in Table 33.

Table 33. Port D Pin Alternate Functions

Port Pin Alternate Function

PD0

PD1

PD2

PD3

RXD0 (UART0 Input Line)

TXD0 (UART0 Output Line)

INT0 (External Interrupt0 Input)

INT1 (External Interrupt1 Input)

TOSC1 (RTC Oscillator Timer/Counter2)

TOSC2 (RTC Oscillator Timer/Counter2)/OC1A (Timer/Counter1 Output

CompareA Match Output)

PD5

PD6

PD7

WR (Write Strobe to External Memory)

RD (Read Strobe to External Memory)

When the PD5 pin is used for the alternate function (OC1A), the DDRD and PORTD

Registers have to be set according to the alternate function description.

Port D Data Register – PORTD

Bit

7

PORTD7

R/W

0

6

PORTD6

R/W

0

5

PORTD5

R/W

0

4

PORTD4

R/W

0

3

PORTD3

R/W

0

2

PORTD2

R/W

0

1

PORTD1

R/W

0

PORTD0

R/W

0

PORTD

DDRD

PIND

$12 ($32)

Read/Write

Initial Value

Port D Data Direction Register

– DDRD

Bit

7

DDD7

R/W

0

6

DDD6

R/W

0

5

DDD5

R/W

0

4

DDD4

R/W

0

3

DDD3

R/W

0

2

DDD2

R/W

0

1

DDD1

R/W

0

DDD0

R/W

0

$11 ($31)

Read/Write

Initial Value

Port D Input Pins Address –

PIND

Bit

7

PIND7

R

6

PIND6

R

5

PIND5

R

4

PIND4

R

3

PIND3

R

2

PIND2

R

1

PIND1

R

0

PIND0

R

$10 ($30)

Read/Write

Initial Value

N/A

The Port D Input Pins address (PIND) is not a register; this address enables access to

the physical value on each Port D pin. When reading PORTD, the Port D Data Latch is

read and when reading PIND, the logical values present on the pins are read.

Port D as General Digital I/O

PDn, general I/O pin: The DDDn bit in the DDRD Register selects the direction of this

pin. If DDDn is set (one), PDn is configured as an output pin. If DDDn is cleared (zero),

PDn is configured as an input pin. If PORTDn is set (one) when configured as an input

pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off, the PORTDn

100

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

has to be cleared (zero) or the pin has to be configured as an output pin. The Port D pins

are tri-stated when a reset condition becomes active, even if the clock is not running.

Table 34. DDDn Bits on Port D Pins⁽¹⁾

DDDn

PORTDn

I/O

Pull-up

No

Comment

0

1

0

1

0

1

Input

Tri-state (high-Z)

Input

Yes

PDn will source current if ext. pulled low.

Push-pull Zero Output

Push-pull One Output

Output

No

Notes: 1. n: 7,6…0, pin number

Alternate Functions of Port D The alternate pin configuration is as follows:

• RD ^–Port D, Bit 7

RD is the external Data memory read control strobe.

• WR ^–Port D, Bit 6

WR is the external Data memory write control strobe.

• OC1 ^–Port D, Bit 5

OC1, Output compare match output: The PD5 pin can serve as an external output when

the Timer/Counter1 compare matches. The PD5 pin has to be configured as an output

(DDD5 set [one]) to serve this function. See “Timer/Counter1” on page 49 for further

details and how to enable the output. The OC1 pin is also the output pin for the PWM

mode timer function.

• TOSC1/TOSC2 ^–Port D, Bits 5 and 4

When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of

Timer/Counter2, pins PD5 and PD4 are disconnected from the port. In this mode, a

crystal Oscillator is connected to the pins and the pins cannot be used as I/O pins.

• INT1 ^–Port D, Bit 3

INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt source

to the MCU. See “MCU Control Register – MCUCR” on page 34 for further details.

• INT0 ^–Port D, Bit 2

INT0, External Interrupt source 0: The PD2 pin can serve as an external interrupt source

to the MCU. See “MCU Control Register – MCUCR” on page 34 for further details.

• TXD0 ^–Port D, Bit 1

Transmit Data (Data output pin for the UART0). When the UART0 Transmitter is

enabled, this pin is configured as an output regardless of the value of DDRD1.

• RXD0 ^–Port D, Bit 0

Receive Data (Data input pin for the UART0). When the UART Receiver is enabled, this

pin is configured as an input regardless of the value of DDRD0. When the UART0 forces

this pin to be an input, a logical “1” in PORTD0 will turn on the internal pull-up.

101

1228D–AVR–02/07

Port D Schematics

Note that all port pins are synchronized. The synchronization latches are, however, not

shown in the figures.

Figure 64. Port D Schematic Diagram (Pin PD0)

RD

MOS

PULL-

UP

RESET

Q

D

DDD0

C

WD

RESET

Q

D

PD0

PORTD0

C

RL

RP

WP

RXEN0

RXD0

WP:

WD:

RL:

RP:

RD:

WRITE PORTD

WRITE DDRD

READ PORTD LATCH

READ PORTD PIN

READ DDRD

RXD0:

UART0 RECEIVE DATA

RXEN0: UART0 RECEIVE ENABLE

Figure 65. Port D Schematic Diagram (Pin PD1)

RD

MOS

PULL-

UP

RESET

R

DDD1

C

Q

D

WD

RESET

R

Q

D

PD1

PORTD1

C

RL

RP

WP

WP:

WD:

RL:

RP:

RD:

WRITE PORTD

WRITE DDRD

READ PORTD LATCH

READ PORTD PIN

READ DDRD

TXEN0

TXD0

TXD0:

UART0 TRANSMIT DATA

TXEN0: UART0 TRANSMIT ENABLE

102

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 66. Port D Schematic Diagram (Pins PD2 and PD3)

WP:

WD:

RL:

RP:

RD:

n:

WRITE PORTD

WRITE DDRD

READ PORTD LATCH

READ PORTD PIN

READ DDRD

2, 3

m:

0, 1

Figure 67. Port D Schematic Diagram (Pin PD4)

RD

MOS

PULL-

UP

RESET

R

Q

D

DDD4

C

WD

RESET

R

Q

D

PD4

PORTD4

C

RL

WP

RP

WP: WRITE PORTD

WD: WRITE DDRD

AS2

RL: READ PORTD LATCH

RP: READ PORTD PIN

RD: READ DDRD

T/C2 OSC

AMP INPUT

AS2: ASYNCH SELECT T/C2

103

1228D–AVR–02/07

Figure 68. Port D Schematic Diagram (Pin PD5)

COMP. MATCH 1A

PWM10

PWM11

FOC1A

WP:

WD:

RL:

RP:

RD:

AS2

WRITE PORTD

WRITE DDRD

READ PORTD LATCH

READ PORTD PIN

READ DDRD

ASYNCH SELECT T/C2

Figure 69. Port D Schematic Diagram (Pin PD6)

WP: WRITE PORTD

WD: WRITE DDRD

RL: READ PORTD LATCH

RP: READ PORTD PIN

RD: READ DDRD

WE: WRITE ENABLE

SRE: EXTERNAL SRAM ENABLE

104

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 70. Port D Schematic Diagram (Pin PD7)

WP: WRITE PORTD

WD: WRITE DDRD

RL: READ PORTD LATCH

RP: READ PORTD PIN

RD: READ DDRD

RE: READ ENABLE

SRE: EXTERNAL SRAM ENABLE

105

1228D–AVR–02/07

Port E

Port E is a 3-bit bi-directional I/O port with internal pull-up resistors.

Three I/O address locations are allocated for the Port E, one each for the Data Register

– PORTE, $07($27), Data Direction Register – DDRE, $06($26) and the Port E Input

Pins – PINE, $05($25). The Port E Input Pins address is read-only, while the Data Reg-

ister and the Data Direction Register are read/write.

The Port E output buffers can sink 20 mA. As inputs, Port E pins that are externally

pulled low will source current if the pull-up resistors are activated.

Port E pins have alternate functions as shown in Table 35.

Table 35. Port E Pin Alternate Functions⁽¹⁾

Port Pin

PE0

Alternate Function

ICP (Input Capture Pin Timer/Counter1)/INT2 (External Interrupt 2 Input)

OC1B (Timer/Counter1 Output CompareB Match Output)

ALE (Address Latch Enable, External Memory)

PE1

PE2

Note:

1. When the PE1 pin is used for the alternate function, the DDRE and PORTE Registers

have to be set according to the alternate function description.

Port E Data Register – PORTE

Bit

7

–

6

–

5

–

4

–

3

–

2

PORTE2

R/W

0

1

PORTE1

R/W

0

PORTE0

R/W

0

PORTE

DDRE

PINE

$07 ($27)

Read/Write

Initial Value

R

0

R

0

R

0

R

0

R

0

Port E Data Direction Register

– DDRE

Bit

7

–

R

0

6

–

R

0

5

–

R

0

4

–

R

0

3

–

R

0

2

1

0

$06 ($26)

Read/Write

Initial Value

DDE2

R/W

0

DDE1

R/W

0

DDE0

R/W

0

Port E Input Pins Address –

PINE

Bit

7

–

R

0

6

–

R

0

5

–

R

0

4

–

R

0

3

–

R

0

2

1

0

$05 ($25)

Read/Write

Initial Value

PINE2

R

PINE1

R

PINE0

R

N/A

The Port E Input Pins address (PINE) is not a register; this address enables access to

the physical value on each Port E pin. When reading PORTE, the Port E Data Latch is

read and when reading PINE, the logical values present on the pins are read.

Port E as General Digital I/O

PEn, general I/O pin: The DDEn bit in the DDRE Register selects the direction of this

pin. If DDEn is set (one), PEn is configured as an output pin. If DDEn is cleared (zero),

PEn is configured as an input pin. If PORTEn is set (one) when configured as an input

pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off, the PORTEn

has to be cleared (zero) or the pin has to be configured as an output pin. The Port E pins

are tri-stated when a reset condition becomes active, even if the clock is not running.

106

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 36. DDEn Bits on Port E Pins⁽¹⁾

DDEn

PORTEn

I/O

Pull-up

No

Comment

0

1

0

1

0

1

Input

Tri-state (high-Z)

Input

Yes

PEn will source current if ext. pulled low.

Push-pull Zero Output

Output

No

Push-pull One Output

Note:

1. n: 2,1,0, pin number.

Alternate Functions of Port E

The alternate pin configuration is as follows:

• OC1B ^–Port E, Bit 2

OC1B, Output compare match output: The PE2 pin can serve as an external output

when the Timer/Counter1 compare matches. The PE2 pin has to be configured as an

output (DDE2 set [one]) to serve this function. See “Timer/Counter1” on page 49 for fur-

ther details. The OC1B pin is also the output pin for the PWM mode timer function.

• ALE ^–Port E, Bit 1

ALE: When the External Memory is enabled, the PE1 pin serves as the Dress Latch

Enable. Note that enabling of External Memory will override both the direction and port

value. See “Interface to External Memory” on page 84 for a detailed description.

• ICP/INT2 ^–Port E, Bit 0

ICP, Input Capture pin: The PE0 pin can serve as the Input Capture source for

Timer/Counter 1. See page 54 for a detailed description.

INT2, External Interrupt source 2: The PE0 pin can serve as an external interrupt source

to the MCU. See “Extended MCU Control Register – EMCUCR” on page 36 for further

details.

107

1228D–AVR–02/07

Port E Schematics

Figure 71. Port E Schematic Diagram (Pin PE0)

RD

MOS

PULL-

UP

RESET

R

DDE0

C

Q

D

WD

RESET

R

Q

D

PE0

PORTE0

C

RL

WP

RP

WP: WRITE PORTE

WD: WRITE DDRE

0

1

NOISE CANCELER

ICNC1

EDGE SELECT

ICES1

ICF1

RL:

RP:

READ PORTE LATCH

READ PORTE PIN

RD: READ DDRE

ACIC: COMPARATOR IC ENABLE

ACO: COMPARATOR OUTPUT

ACIC

ACO

'1'

INT2

Q

D

PORTE0

C

R

HW CLEAR

SW CLEAR

ISC2

Figure 72. Port E Schematic Diagram (Pin PE1)

RD

MOS

PULL-

UP

RESET

R

DDE1

C

Q

D

WD

RESET

R

Q

D

PORTE1

C

PE1

RL

WP

RP

WP: WRITE PORTE

WD: WRITE DDRE

SRE

ALE

RL:

RP:

READ PORTE LATCH

READ PORTE PIN

RD: READ DDRE

SRE: XRAM ENABLE

ALE: ALE PULSE FROM XRAM

108

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 73. Port E Schematic Diagram (Pin PE2)

DDE2

PE2

PORTE2

COM1B0

COM1B1

WP: WRITE PORTE

WD: WRITE DDRE

RL:

RP:

READ PORTE LATCH

READ PORTE PIN

COMP. MATCH 1B

RD: READ DDRE

PWM10

PWM11

FOC1B

109

1228D–AVR–02/07

Memory

Programming

Boot Loader Support

The ATmega161 provides a mechanism for downloading and uploading program code

by the MCU itself. This feature allows flexible application software updates, controlled

by the MCU using a Flash-resident Boot Loader program.

The ATmega161 Flash memory is organized in two main sections:

1. The Application Code section (address $0000 - $1DFF)

2. The Boot Loader section/Boot block (address $1E00 - $1FFF)

Figure 74. Memory Sections

Program Memory

$0000

Application Code section

(7.5K x 16)

$1DFF

$1E00

Boot Loader section

(512 x 16)

$1FFF

The Boot Loader program can use any available data interface and associated protocol,

such as UART serial bus interface, to input or output program code and write (program)

that code into the Flash memory or read the code from the Program memory.

The program Flash memory is divided into pages that each contain 128 bytes. The Boot

Loader Flash section occupies eight pages from $1E00 to $1FFF by 16-bit words.

The Store Program Memory (SPM) instruction can access the entire Flash, but it can

only be executed from the Boot Loader Flash section. If no Boot Loader capability is

needed, the entire Flash is available for application code. The ATmega161 has two sep-

arate sets of Boot Lock bits that can be set independently. This gives the user a unique

flexibility to select different levels of protection. The user can elect to:

110

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

• Protect the entire Flash from a software update by the Boot Loader program

• Only protect the Boot Loader section from a software update by the Boot Loader

program

• Only protect the Application Code section from a software update by the Boot Loader

program

• Allow software update in the entire Flash

See Table 37 and Table 38 for further details. The Boot Lock bits can be set in software

and in Serial or Parallel Programming mode, but they can only be cleared by a Chip

Erase command.

Table 37. Boot Lock Bit0 Protection Modes (Application Code Section)⁽¹⁾

BLB0 Mode BLB02 BLB01 Protection

No restrictions for SPM, LPM accessing Application Code

section

1

2

1

0

SPM is not allowed to write to the Application Code

section.

SPM is not allowed to write to the Application Code

section, and LPM executing from the Boot Loader section

is not allowed to read from the Application Code section.

3

4

0

1

LPM executing from the Boot Loader section is not

allowed to read from the Application Code section.

Note:

1. “1” = unprogrammed, “0” = programmed

Table 38. Boot Lock Bit1 Protection Modes (Boot Loader Section)⁽¹⁾

BLB1

BLB1 Mode BLB12

1

0

Protection

No restrictions for SPM, LPM accessing Boot Loader

section

1

2

1

SPM is not allowed to write to the Boot Loader section.

SPM is not allowed to write to the Boot Loader section,

and LPM executing from the Application Code section is

not allowed to read from the Boot Loader section.

3

4

0

1

LPM executing from the Application Code section is not

allowed to read from the Boot Loader section.

Note:

1. “1” means unprogrammed, “0” means programmed

Entering the Boot Loader Entering the Boot Loader takes place by a jump or call from the application program.

This may be initiated by some trigger such as a command received via UART or SPI

Program

interface. Alternatively, the Boot Reset Fuse (BOOTRST) can be programmed so that

the Reset Vector is pointing to address $1E00 after a reset. In this case, the Boot

Loader is started after the reset. After the application code is loaded, the program can

start executing the application code. Note that the fuses cannot be changed by the MCU

itself. This means that once the Boot Reset Fuse is programmed, the Reset Vector will

always point to the Boot Loader Reset and the fuse can only be changed through the

serial or parallel programming interface. The BOOTRST fuse can also be locked by pro-

gramming LB1. When LB1 is programmed it is not possible to change the BOOTRST

fuse unless a Chip Erase command is performed first.

111

1228D–AVR–02/07

Table 39. Boot Reset Fuse, BOOTRST⁽¹⁾

BOOTRST

Reset Address

1

0

Reset Vector = Application Reset (address $0000)

Reset Vector = Boot Loader Reset (address $1E00)

Note:

1. “1” means unprogrammed, “0” means programmed

Capabilities of the Boot

Loader

The program code within the Boot Loader section has the ability to read from and write

into the entire Flash, including the Boot Loader Memory. This allows the user to update

both the Application code and the Boot Loader code that handles the software update.

The Boot Loader can thus even modify itself, and it can also erase itself from the code if

the feature is not needed anymore. Special care must be taken if the user allows the

Boot Loader section to be updated by leaving Boot Lock bit11 unprogrammed. An acci-

dental write to the Boot Loader itself can corrupt the entire Boot Loader, and further

software updates might be impossible. If it is not needed to change the Boot Loader

software itself, it is recommended that the Boot Lock bit 11 be programmed to protect

the Boot Loader software from software changes.

Self-programming the

Flash

Programming of the Flash is executed one page at a time. The Flash page must be

erased first for correct programming. The general Write Lock (Lock Bit 2) does not con-

trol the programming of the Flash memory by SPM instruction. Similarly, the Read/Write

Lock (Lock Bit 1) does not control reading or writing by LPM/SPM, if it is attempted.

The Program memory can only be updated page-by-page, not word by word. One page

is 128 bytes (64 words). The Program memory will be modified by first performing page

erase, then by filling the temporary page buffer one word at a time using SPM, and then

by executing page write. If only part of the page needs to be changed, the other parts

must be stored (for example, in the temporary page buffer) before the erase, and then

be rewritten. The temporary page buffer can be accessed in a random sequence. The

CPU is halted both during page erase and during page write and the SPMEN bit in the

SPMCR Register will be auto-cleared. For future compatibility, however, it is recom-

mended that the user software verify that the SPMEN bit is cleared before starting a new

page erase, page write, or before writing the Lock bits command (see code examples

below). It is essential that the page address used in both the page erase and page write

operation is addressing the same page.

Setting the Boot Loader Lock To set the Boot Loader Lock bits, write the desired data to R0, write “1001” to SPMCR,

bits by SPM

and execute SPM within four clock cycles after writing SPMCR. The only accessible

Lock bits are the Boot Lock bits that may prevent the Application Code and Boot Loader

sections from any software update by the MCU. See Table 37 and Table 38 for how the

different settings of the Boot Loader bits affect the Flash access.

Bit

7

6

5

4

3

2

1

0

–

BLB12

BLB11

BLB02

BLB01

–

R0

If bit5 - bit2 in R0 is cleared (zero), the corresponding Boot Lock bit will be programmed

if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in

SPMCR.

Performing Page Erase by

SPM

To execute a page erase, set up the address in the Z-pointer, write “0011” to SPMCR,

and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0

are ignored. The page address must be written to Z13:Z7. Other bits in the Z-pointer will

be ignored during this operation.

112

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Fill the Temporary Buffer

Perform a Page Write

To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write

“0001” to SPMCR, and execute SPM within four clock cycles after writing SPMCR. The

content of Z6:Z1 is used to address the data in the temporary buffer. Z13:Z7 must point

to the page that is supposed to be written.

To execute a page write, set up the address in the Z-pointer, write “0101” to SPMCR,

and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0

are ignored. The page address must be written to Z13:Z7. During this operation, Z6:Z0

must be zero to ensure that the page is written correctly. When a page write operation is

completed, the Z-pointer will point to the first word in the successive page.

Code Example

Wait: in

r16,SPMCR ; read SPMCR Register

sbrc r16,SPMEN ; Wait for SPMEN to be cleared (indicates that previous

write operation is completed)

rjmp Wait

; if not cleared, keep waiting

ldi

r16,(1<<PGWRT) + (1<<SPMEN) ; The previous writing is completed,

set up for next erase

out

spm

SPMCR,r16 ; output to register

; start the erase operation

Addressing the FLASH during The Z-pointer is used to address the SPM commands.

Self-programming

Bit

15

Z15

Z7

7

14

Z14

Z6

6

13

Z13

Z5

5

12

Z12

Z4

4

11

Z11

Z3

3

10

Z10

Z2

2

9

Z9

Z1

1

8

Z8

Z0

0

$1F ($1F)

$1E ($1E)

ZH

ZL

Z15:Z14 always ignored

Z13:Z7 page select, for page erase, page write

Z6:Z1

Z0

word select, for filling temp buffer (must be zero during page write operation)

should be zero for all SPM commands, byte select for the LPM instruction

The only operation that does not use the Z-pointer is setting the Boot Loader Lock bits.

The content of the Z-pointer is ignored and will have no effect on the operation.

Note that the page erase and page write operation are addressed independently. There-

fore, it is of major importance that the Boot Loader software addresses the same page in

both the page erase and page write operations.

The LPM instruction also uses the Z-pointer to store the address. Since this instruction

addresses the Flash byte-by-byte, the LSB (bit Z0) of the Z-pointer is also used. See

page 16 for a detailed description.

Accidental writing into Flash program by the SPM instruction is prevented by setting up

an “SPM enable time window”. All accesses are executed by first setting I/O bits, and

then by executing SPM within four clock cycles. The I/O Register that controls the SPM

accesses is defined below.

113

1228D–AVR–02/07

Store Program Memory

Control Register – SPMCR

The Store Program Memory Control Register contains the control bits needed to control

the programming of the Flash from internal code execution.

Bit

7

6

5

4

3

BLBSET

R/W

2

PGWRT

R/W

0

1

PGERS

R/W

0

SPMEN

R/W

0

$37 ($57)

Read/Write

Initial Value

–

SPMCR

R

0

R

0

R

0

R

0

• Bits 7..4 ^–Res: Reserved Bits

These bits are reserved bits in the ATmega161 and always read as zero.

• Bit 3 ^–BLBSET: Boot Lock Bit Set

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock

cycles sets Boot Lock bits according to the data in R0. The data in R1 and the address

in the Z-pointer are ignored. The BLBSET bit will auto-clear upon completion of Lock bit

set, or if no SPM instruction is executed within four clock cycles. The CPU is halted dur-

ing Lock bit setting. Only a chip erase can clear the Lock bits.

An LPM instruction within four cycles after BLBSET and SPMEN are set in the SPMCR

Register will put either the Lock bits or the Fuse bits (depending od the Z0 in the Z-

pointer) into the destination register. See “Reading the Fuse and Lock bits from Soft-

ware” for details.

• Bit 2 ^–PGWRT: Page Write

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock

cycles executes page write, with the data stored in the temporary buffer. The page

address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored.

The PGWRT bit will auto-clear upon completion of a page write or if no SPM instruction

is executed within four clock cycles. The CPU is halted during the entire page write

operation.

• Bit 1 ^–PGERS: Page Erase

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock

cycles executes a page erase. The page address is taken from the high part of the Z-

pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon comple-

tion of a page erase or if no SPM instruction is executed within four clock cycles. The

CPU is halted during the entire page erase operation.

• Bit 0 ^–SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If set together with

either BLBSET, PGWRT or PGERS, the following SPM instruction will have a special

meaning (see description above). If only SPMEN is set, the following SPM instruction

will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer.

The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of

an SPM instruction or if no SPM instruction is executed within four clock cycles.

Writing any combination other than “1001”, “0101”, “0011” or “0001” in the lower four

bits, or writing to the I/O Register when any bits are set, will have no effect.

114

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

EEPROM Write Prevents

Writing to SPMCR

Note that an EEPROM write operation will block all software programming to Flash.

Reading the Fuse and Lock bits from software will also be prevented during the

EEPROM write operation. It is recommended that the user check the status bit (EEWE)

in the EECR Register and verify that the bit is cleared before writing to the SPMCR

Register.

Reading the Fuse and Lock

bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits,

load the Z-pointer with $0001 and set the BLBSET and SPMEN bits in SPMCR. If an

LPM instruction is executed within three CPU cycles after the BLBSET and SPMEN bits

are set in SPMCR, the Lock bits will be written to the destination register. The BLBSET

and SPMEN bits will auto-clear upon completion of reading the Lock bits or if no

LPM/SPM instruction is executed within three/four CPU cycles. When BLBSET and

SPMEN are cleared, LPM will work as described in “Constant Addressing Using the

LPM Instruction” on page 16 and in the Instruction Set manual.

Bit

7

6

5

4

3

2

1

0

–

BLB12

BLB11

BLB02

BLB01

LB2

LB1

R0/Rd

The algorithm for reading the Fuse bits is similar to the one described above for reading

the Lock bits. But when reading the Fuse bits, load $0000 in the Z-pointer. When an

LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are

set in the SPMCR, the Fuse bits can be read in the destination register as shown below.

Bit

7

6

5

4

3

2

1

0

–

BOOTRST

SPIEN

SUT

–

CKSEL[2]

CKSEL[1]

CKSEL[0]

R0/Rd

Fuse and Lock bits that are programmed will be read as zero.

115

1228D–AVR–02/07

Program Memory

Lock bits

The ATmega161 MCU provides six Lock bits that can be left unprogrammed (“1”) or can

be programmed (“0”) to obtain the additional features listed in Table 40. The Lock bits

can only be erased to “1” with the Chip Erase command.

Table 40. Lock Bit Protection Modes ⁽¹⁾

Memory Lock bits

LB Mode

LB1

1

LB2

1

Protection Type

1

2

No memory lock features enabled

0

1

Further programming of the Flash and EEPROM is

disabled in parallel and Serial Programming modes. The

Fuse bits are locked in both Serial and Parallel

Programming modes.⁽¹⁾

3

0

Further programming and verification of the Flash and

EEPROM is disabled in parallel and Serial Programming

modes. The Fuse bits are locked in both Serial and

Parallel Programming modes.⁽¹⁾

BLB0 Mode BLB02 BLB01

1

2

3

1

0

1

0

No restrictions for SPM, LPM accessing the Application

Code section

SPM is not allowed to write to the Application Code

section.

SPM is not allowed to write to the Application Code

section and LPM executing from Boot Loader section is

not allowed to read from the Application Code section.

4

0

1

LPM executing from the Boot Loader section is not

allowed to read from the Application Code section.

BLB1 Mode BLB12 BLB11

1

No restrictions for SPM, LPM accessing the Boot Loader

section

2

3

1

0

SPM is not allowed to write the Boot Loader section.

SPM is not allowed to write to the Boot Loader section and

LPM executing from the Application Code section is not

allowed to read from the Boot Loader section.

4

0

1

LPM executing from the Application Code section is not

allowed to read from the Boot Loader section.

Note:

1. Program the Fuse bits before programming the Lock bits.

Fuse bits

The ATmega161 has six Fuse bits: BOOTRST, SPIEN, SUT, and CKSEL [2:0].

•

When BOOTRST is programmed (“0”), the Reset Vector is set to address $1E00,

which is the first address location in the Boot Loader section of the Flash. If the

BOOTRST is unprogrammed (“1”), the Reset Vector is set to address $0000. Default

value is unprogrammed (“1”).

•

When the SPIEN Fuse is programmed (“0”), Serial Program and Data Downloading

is enabled. Default value is programmed (“0”). The SPIEN Fuse is not accessible in

Serial Programming mode.

The SUT Fuse changes the start-up times. Default value is unprogrammed (“1”).

116

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

•

CKSEL2..0: See Table 4, “Reset Delay Selections⁽³⁾,” on page 26, for which

combination of CKSEL2..0 to use. Default value is “010”.

The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are

locked if Lock bit1 (LB1) or Lock bit2 (LB2) is programmed. Program the Fuse bits

before programming the Lock bits.

Signature Bytes

All Atmel microcontrollers have a 3-byte signature code that identifies the device. This

code can be read in both Serial and Parallel modes. The three bytes reside in a sepa-

rate address space, and for the ATmega161 they are:

1. $000: $1E (indicates manufactured by Atmel)

2. $001: $94 (indicates 16 KB Flash memory)

3. $002: $01 (indicates ATmega161 device when $001 is $94)

Programming the Flash

and EEPROM

Atmel’s ATmega161 offers 16K bytes of In-System Reprogrammable Flash Program

memory and 512 bytes of EEPROM Data memory.

The ATmega161 is normally shipped with the On-chip Flash program and EEPROM

Data memory arrays in the erased state (i.e., contents = $FF) and ready to be pro-

grammed. This device supports a High-voltage (12V) Parallel Programming mode and a

Low-voltage Serial Programming mode. The +12V is used for programming enable only,

and no current of significance is drawn by this pin. The Serial Programming mode pro-

vides a convenient way to download the program and data into the ATmega161 inside

the user’s system.

The Program memory array on the ATmega161 is organized as 128 pages of 128 bytes

each. When programming the Flash, the program data is latched into a page buffer. This

allows one page of program data to be programmed simultaneously in either Program-

ming mode.

The EEPROM Data Memory array on the ATmega161 is programmed byte-by-byte in

either Programming mode. An auto-erase cycle is provided with the self-timed EEPROM

programming operation in the Serial Programming mode.

During programming, the supply voltage must be in accordance with Table 41.

Table 41. Supply Voltage during Programming

Part

Serial Programming

2.7 - 5.5V

Parallel Programming

4.5 - 5.5V

ATmega161L

ATmega161

4.0 - 5.5V

4.5 - 5.5V

117

1228D–AVR–02/07

Parallel Programming

This section describes how to parallel program and verify Flash Program memory,

EEPROM Data memory, Lock bits and Fuse bits in the ATmega161. Pulses are

assumed to be at least 500 ns unless otherwise noted.

Signal Names

In this section, some pins of the ATmega161 are referenced by signal names describing

their functionality during parallel programming (see Figure 75 and Table 42). Pins not

described in the following table are referenced by pin name.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a posi-

tive pulse. The bit codings are shown in Table 43.

When pulsing WR or OE, the command loaded determines the action executed. The

command is a byte where the different bits are assigned functions as shown in Table 44.

Figure 75. Parallel Programming

ATmega161

+5V

RDY/BSY

OE

PD1

PD2

PD3

PD4

PD5

PD6

PD7

VCC

PB7 - PB0

DATA

WR

BS1

XA0

XA1

PAGEL

+12 V

RESET

PA0

XTAL1

GND

Table 42. Pin Name Mapping

Signal Name in

Programming Mode Pin Name I/O Function

RDY/BSY

PD1

O

0: Device is busy programming; 1: Device is ready

for new command

OE

WR

BS1

PD2

PD3

PD4

I

Output Enable (Active low)

Write Pulse (Active low)

Byte Select 1 (“0” selects Low byte, “1” selects

High byte)

XA0

XA1

PD5

PD6

I

XTAL Action Bit 0

XTAL Action Bit 1

118

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 42. Pin Name Mapping

Signal Name in

Programming Mode Pin Name I/O Function

PAGEL

BS2

PD7

PA0

I

Program Memory Page Load

Byte Select 2 (Always low)

DATA

PB7 - 0

I/O Bi-directional Data Bus (Output when OE is low)

Table 43. XA1 and XA0 Coding

XA1

XA0

Action when XTAL1 is Pulsed

Load Flash or EEPROM Address (High or low address byte determined by BS1)

0

1

0

1

0

1

Load Data (High or low data byte for Flash determined by BS1)

Load Command

No Action, Idle

Table 44. Command Byte Bit Coding

Command Byte

1000 0000

Command Executed

Chip Erase

0100 0000

Write Fuse bits

Write Lock bits

0010 0000

0001 0000

Write Flash

0001 0001

Write EEPROM

Read Signature Bytes

Read Fuse and Lock bits

Read Flash

0000 1000

0000 0100

0000 0010

0000 0011

Read EEPROM

Enter Programming Mode

The following algorithm puts the device in Parallel Programming mode:

1. Apply 4.5 - 5.5V between V_CCand GND.

2. Set RESET and BS pins to “0” and wait at least 500 ns.

3. Apply 11.5 - 12.5V to RESET, and wait for at least 500 ns.

Chip Erase

The Chip Erase will erase the Flash and EEPROM memories plus Lock bits. The Lock

bits are not reset until the Program memory has been completely erased. The Fuse bits

are not changed. A Chip Erase must be performed before the Flash is reprogrammed.

Load Command “Chip Erase”

1. Set XA1, XA0 to “10”. This enables command loading.

2. Set BS1 to “0”.

3. Set DATA to “1000 0000”. This is the command for Chip Erase.

4. Give WR a negative pulse. This starts the Chip Erase. RDY/BSY goes low.

5. Wait until RDY/BSY goes high before loading a new command.

119

1228D–AVR–02/07

Programming the Flash

The Flash is organized as 128 pages of 128 bytes each. When programming the Flash,

the program data is latched into a page buffer. This allows one page of program data to

be programmed simultaneously. The following procedure describes how to program the

entire Flash memory:

A. Load Command “Write Flash”

1. Set XA1, XA0 to “10”. This enables command loading.

2. Set BS1 to “0”.

3. Set DATA to “0001 0000”. This is the command for Write Flash.

4. Give XTAL1 a positive pulse. This loads the command.

B. Load Address Low Byte

1. Set XA1, XA0 to “00”. This enables address loading.

2. Set BS1 to “0”. This selects low address.

3. Set DATA = Address Low byte ($00 - $FF).

4. Give XTAL1 a positive pulse. This loads the address Low byte.

C. Load Data Low Byte

1. Set BS1 to “0”. This selects low data byte.

2. Set XA1, XA0 to “01”. This enables data loading.

3. Set DATA = Data Low byte ($00 - $FF).

4. Give XTAL1 a positive pulse. This loads the data byte.

D. Latch Data Low Byte

Give PAGEL a positive pulse. This latches the data Low byte.

(See Figure 76 for signal waveforms.)

E. Load Data High Byte

1. Set BS1 to “1”. This selects high data byte.

2. Set XA1, XA0 to “01”. This enables data loading.

3. Set DATA = Data High byte ($00 - $FF).

4. Give XTAL1 a positive pulse. This loads the data byte.

F. Latch Data High Byte

Give PAGEL a positive pulse. This latches the data High byte.

G. Repeat “B” through “F” 64 times to fill the page buffer.

To address a page in the Flash, seven bits are needed (128 pages). The five most sig-

nificant bits are read from address High byte as described in section “H” below. The two

least significant page address bits, however, are the two most significant bits (bit7 and

bit6) of the latest loaded address Low byte as described in section “B”.

H. Load Address High byte

1. Set XA1, XA0 to “00”. This enables address loading.

2. Set BS1 to “1”. This selects high address.

3. Set DATA = Address High byte ($00 - $1F).

4. Give XTAL1 a positive pulse. This loads the address High byte.

I. Program Page

120

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

1. Give WR a negative pulse. This starts programming of the entire page of data.

RDY/BSYgoes low.

2. Wait until RDY/BSY goes high.

(See Figure 77 for signal waveforms.)

J. End Page Programming

1. Set XA1, XA0 to “10”. This enables command loading.

2. Set DATA to “0000 0000”. This is the command for No Operation.

3. Give XTAL1 a positive pulse. This loads the command, and the internal write sig-

nals are reset.

K. Repeat “A” through “J” 128 times or until all data have been programmed.

Figure 76. Programming the Flash Waveforms

DATA

$10

ADDR. LOW

ADDR. HIGH

DATA LOW

XA1

XA2

BS1

XTAL1

WR

RDY/BSY

RESET

+12V

OE

BS2

PAGEL

Figure 77. Programming the Flash Waveforms (Continued)

DATA

DATA HIGH

XA1

XA0

BS1

XTAL1

WR

RDY/BSY

RESET

OE

+12V

PAGEL

BS2

121

1228D–AVR–02/07

Programming the EEPROM

The programming algorithm for the EEPROM Data memory is as follows (refer to “Pro-

gramming the Flash” for details on command, address and data loading):

1. A: Load Command “0001 0001”.

2. H: Load Address High Byte ($00 - $01)

3. B: Load Address Low Byte ($00 - $FF)

4. E: Load Data Low Byte ($00 - $FF)

L: Write Data Low Byte

1. Set BS to “0”. This selects low data.

2. Give WR a negative pulse. This starts programming of the data byte. RDY/BSY

goes low.

3. Wait until to RDY/BSY goes high before programming the next byte.

(See Figure 78 for signal waveforms.)

The loaded command and address are retained in the device during programming. For

efficient programming, the following should be considered:

•

The command needs to be loaded only once when writing or reading multiple

memory locations.

Address High byte only needs to be loaded before programming a new 256-word

page in the EEPROM.

Skip writing the data value $FF, that is, the contents of the entire EEPROM after a

Chip Erase.

These considerations also apply to Flash, EEPROM and Signature bytes reading.

Figure 78. Programming the EEPROM Waveforms

DATA

$11

ADDR. HIGH

ADDR. LOW

DATA LOW

XA1

XA2

BS1

XTAL1

WR

RDY/BSY

RESET

+12V

OE

BS2

PAGEL

122

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to “Programming the

Flash” on page 120 for details on command and address loading):

1. A: Load Command “0000 0010”.

2. H: Load Address High Byte ($00 - $1F)

3. B: Load Address Low Byte ($00 - $FF)

4. Set OE to “0”, and BS1 to “0”. The Flash word Low byte can now be read at

DATA.

5. Set BS to “1”. The Flash word High byte can now be read at DATA.

6. Set OE to “1”.

Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to “Programming the

Flash” on page 120 for details on command and address loading):

1. A: Load Command “0000 0011”.

2. H: Load Address High Byte ($00 - $01)

3. B: Load Address ($00 - $FF)

4. Set OE to “0”, and BS1 to “0”. The EEPROM Data byte can now be read at

DATA.

5. Set OE to “1”.

Programming the Fuse Bits

The algorithm for programming the Fuse bits is as follows (refer to “Programming the

Flash” on page 120 for details on command and data loading):

1. A: Load Command “0100 0000”.

2. C: Load Data Low Byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.

Bit 6 = BOOTRST Fuse bit

Bit 5 = SPIEN Fuse bit

Bit 4 = SUT Fuse bit

Bit 3 = “1”. This bit is reserved and must be left unprogrammed (“1”).

Bits 2 - 0 = CKSEL2..0 Fuse bits

Bit 7 = “1”. This bit is reserved and should be left unprogrammed (“1”).

3. Give WR a negative pulse and wait for RDY/BSY to go high.

Programming the Lock Bits

The algorithm for programming the Lock bits is as follows (refer to “Programming the

Flash” on page 120 for details on command and data loading):

1. A: Load Command “0010 0000”.

2. D: Load Data Low Byte. Bit n = “0” programs the Lock bit.

Bit 5 = Boot Lock Bit12

Bit 4 = Boot Lock Bit11

Bit 3 = Boot Lock Bit02

Bit 2 = Boot Lock Bit01

Bit 1 = Lock Bit2

Bit 0 = Lock Bit1

Bits 7 - 6 = “1”. These bits are reserved and should be left unprogrammed (“1”).

3. L: Write Data Low Byte.

The Lock bits can only be cleared by executing Chip Erase.

123

1228D–AVR–02/07

Reading the Fuse and Lock

Bits

The algorithm for reading the Fuse and Lock bits is as follows (refer to “Programming

the Flash” on page 120 for details on command loading):

1. A: Load Command “0000 0100”.

2. Set OE to “0”, and BS to “0”. The status of the Fuse bits can now be read at

DATA (“0” means programmed).

Bit 6 = BOOTRST Fuse bit

Bit 5 = SPIEN Fuse bit

Bit 4 = SUT Fuse bit

Bit 3 = “1”. This bit is reserved and must be left unprogrammed (“1”).

Bits 2 - 0 = CKSEL2..0 Fuse bits

3. Set OE to “0”, and BS to “1”. The status of the Lock bits can now be read at DATA

(“0” means programmed).

Bit 5 = Boot Lock Bit12

Bit 4 = Boot Lock Bit11

Bit 3 = Boot Lock Bit02

Bit 2 = Boot Lock Bit01

Bit 1 = Lock Bit2

Bit 0 = Lock Bit1

4. Set OE to “1”.

Reading the Signature Bytes

The algorithm for reading the Signature bytes is as follows (refer to “Programming the

Flash” on page 120 for details on command and address loading):

1. A: Load Command “0000 1000”.

2. C: Load Address Low Byte ($00 - $02).

Set OE to “0”, and BS to “0”. The selected Signature byte can now be read at DATA.

3. Set OE to “1”.

Parallel Programming

Characteristics

Figure 79. Parallel Programming Timing

t_XLWL

t_XHXL

XTAL1

t_DVXH

t_XLDX

Data & Control

(DATA, XA0/1, BS1)

t_BVXH

t_PLBXt_BVWL

t_RHBX

PAGEL

t_PHPL

t_WLWH

WR

t_PLWL

WLRL

RDY/BSY

t_WLRH

t_OHDZ

OE

t_XLOL

t_OLDV

DATA

124

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 45. Parallel Programming Characteristics, T_A= 25°C 10%, V_CC= 5V

10%^(1)(2)(3)

Symbol

V_PP

Parameter

Programming Enable Voltage

Programming Enable Current

Data and Control Valid before XTAL1 High

XTAL1 Pulse Width High

Min

Typ

Max

12.5

250

Units

V

11.5

I_PP

µA

ns

µs

ms

ns

t_DVXH

t_XHXL

67

0

t_XLDX

Data and Control Hold after XTAL1 Low

XTAL1 Low to WR Low

t_XLWL

t_BVXH

t_PHPL

BS1 Valid before XTAL1 High

PAGEL Pulse Width High

t_PLBX

BS1 Hold after PAGEL Low

PAGEL Low to WR Low

t_PLWL

t_BVWL

t_RHBX

t_WLWH

t_WLRL

t_WLRH

t_{WLRH_CE}

t_{WLRH_FLASH}

t_XLOL

BS1 Valid to WR Low

BS1 Hold after RDY/BSY High

WR Pulse Width Low

WR Low to RDY/BSY Low

2.5

1.7

28

WR Low to RDY/BSY High⁽¹⁾

WR Low to RDY/BSY High for Chip Erase⁽²⁾

WR Low to RDY/BSY High for Write Flash⁽³⁾

XTAL1 Low to OE Low

1

16

8

14

67

t_OLDV

OE Low to DATA Valid

20

t_OHDZ

OE High to DATA Tri-stated

20

Notes: 1. t_WLRHis valid for the Write EEPROM, Write Fuse bits and Write Lock bits commands.

2. t_{WLRH_CE}is valid for the Chip Erase command.

3. t_{WLRH_FLASH}is valid for the Write Flash command.

Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI

bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI

(input) and MISO (output). After RESET is set low, the Programming Enable instruction

needs to be executed first, before program/erase operations can be executed.

When programming the EEPROM, an auto-erase cycle is built into the self-timed pro-

gramming operation (in the Serial mode ONLY) and there is no need to first execute the

Chip Erase instruction. The chip erase operation turns the contents of every memory

location in both the program and EEPROM arrays into $FF.

The program and EEPROM memory arrays have separate address spaces:

$0000 to $1FFF for Program memory and $0000 to $01FF for EEPROM memory.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be con-

nected across pins XTAL1 and XTAL2. The minimum low and high periods for the serial

clock (SCK) input are defined as follows:

Low: > 2 XTAL1 clock cycles

High: > 2 XTAL1 clock cycles

125

1228D–AVR–02/07

Serial Programming

Algorithm

When writing serial data to the ATmega161, data is clocked on the rising edge of SCK.

When reading data from the ATmega161, data is clocked on the falling edge of SCK.

See Figure 80, Figure 81 and Table 49 for timing details.

To program and verify the ATmega161 in the Serial Programming mode, the following

sequence is recommended (see 4-byte instruction formats in Table 48):

1. Power-up sequence:

Apply power between V_CCand GND while RESET and SCK are set to “0”. If a crys-

tal is not connected across pins XTAL1 and XTAL2, apply a clock signal to the

XTAL1 pin. In some systems, the programmer cannot guarantee that SCK is held

low during power-up. In this case, RESET must be given a positive pulse of at least

two XTAL1 cycles’ duration after SCK has been set to “0”.

2. Wait for at least 20 ms and enable serial programming by sending the Program-

ming Enable serial instruction to pin MOSI/PB5.

3. The serial programming instructions will not work if the communication is out of

synchronization. When in sync, the second byte ($53) will echo back when issu-

ing the third byte of the Programming Enable instruction. Whether or not the

echo is correct, all four bytes of the instruction must be transmitted. If the $53 did

not echo back, give RESET a positive pulse and issue a new Programming

Enable command.

4. If a chip erase is performed (must be done to erase the Flash), give RESET a

positive pulse and start over from step 2.

5. The Flash is programmed one page at a time. The memory page is loaded one

byte at a time by supplying the 6 LSB of the address and data together with the

Load Program Memory Page instruction. The Program Memory Page is stored

by loading the Write Program Memory Page instruction with the 7 MSB of the

address. If polling is not used, the user must wait at least t_{WD_FLASH}before issu-

ing the next page (please refer to Table 46). Accessing the serial programming

interface before the Flash write operation completes can result in incorrect

programming.

6. The EEPROM array is programmed one byte at a time by supplying the address

and data together with the appropriate Write instruction. An EEPROM memory

location is first automatically erased before new data is written. If polling is not

used, the user must wait at least t_{WD_EEPROM}before issuing the next byte (please

refer to Table 46). In a chip-erased device, no $FFs in the data file(s) need to be

programmed.

7. Any memory location can be verified by using the Read instruction, which

returns the content at the selected address at serial output MISO/PB6.

8. At the end of the programming session, RESET can be set high to commence

normal operation.

9. Power-off sequence (if needed):

Set XTAL1 to “0” (if a crystal is not used).

Set RESET to “1”.

Turn V_CCpower off.

Data Polling Flash

When a page is being programmed into the Flash, reading an address location within

the page being programmed will give the value $FF. At the time the device is ready for a

new page, the programmed value will read correctly. This is used to determine when the

next page can be written. Note that the entire page is written simultaneously and any

address within the page can be used for polling. Data polling of the FLASH will not work

for the value $FF, so when programming this value, the user will have to wait for at least

126

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

t_{WD_FLASH}before programming the next page. As a chip-erased device contains $FF in

all locations, programming of addresses that are meant to contain $FF can be skipped.

See Table 46 for t_{WD_FLASH}value.

Data Polling EEPROM

When a new byte has been written and is being programmed into EEPROM, reading the

address location being programmed will give the value $FF. At the time the device is

ready for a new byte, the programmed value will read correctly. This is used to deter-

mine when the next byte can be written. This will not work for the value $FF, but the user

should keep the following in mind: As a chip-erased device contains $FF in all locations,

programming of addresses that are meant to contain $FF can be skipped. This does not

apply if the EEPROM is reprogrammed without chip-erasing the device. In this case,

data polling cannot be used for the value $FF, and the user will have to wait at least

t_{WD_EEPROM}before programming the next byte. See Table 46 for t_{WD_EEPROM}value.

Table 46. Minimum Wait Delay before Writing the Next Flash or EEPROM Location

Symbol

Minimum Wait Delay

14 ms

t_{WD_FLASH}

t_{WD_EEPROM}

3.4 ms

Table 47. Minimum Wait Delay after a Chip Erase Command

Symbol

Minimum Wait Delay

28 ms

t_{WD_ERASE}

Figure 80. Serial Programming Waveforms

SERIAL DATA INPUT

PB5 (MOSI)

MSB

LSB

SERIAL DATA OUTPUT

PB6 (MISO)

MSB

SERIAL CLOCK INPUT

PB7(SCK)

SAMPLE

127

1228D–AVR–02/07

.

Table 48. Serial Programming Instruction Set⁽¹⁾

Instruction Format

Instruction

Byte 1

Byte 2

Byte 3

Byte 4

Operation

Programming Enable

1010 1100

0101 0011

xxxx xxxx

Enable Serial Programming after

RESET goes low.

Chip Erase

1010 1100

100x xxxx

xxxx xxxx

Chip Erase EEPROM and Flash.

Read Program Memory

0010 H000

xxxa aaaa

bbbb bbbb

oooo oooo

Read H (high or low) data o from

Program memory at word address

a:b.

Load Program Memory

Page

0100 H000

xxxx xxxx

xxbb bbbb

iiii iiii

Write H (high or low) data i to

Program memory page at word

address b.

Write Program Memory

Page

0100 1100

1010 0000

1100 0000

0101 1000

1010 1100

0011 0000

1010 1100

0101 0000

xxxa aaaa

xxxx xxxa

xxxx xxxx

111x xxxx

xxxx xxxx

101x xxxx

xxxx xxxx

bbxx xxxx

bbbb bbbb

xxxx xxxx

xxxx xxbb

xxxx xxxx

iiii iiii

oooo oooo

iiii iiii

xx65 4321

1165 4321

oooo oooo

1D1B 1987

xDCB 1987

Write Program memory page at

address a:b.

Read EEPROM Memory

Write EEPROM Memory

Read Lock bits

Read data o from EEPROM

memory at address a:b.

Write data i to EEPROM memory

at address a:b.

Read Lock bits. “0” = programmed,

“1” = unprogrammed.

Write Lock bits

Write Lock bits. Set bits 6 - 1 = “0”

to program Lock bits.

Read Signature Byte

Write Fuse bits

Read Signature byte o at address

b.

Set bits D - B, 9 - 7 = “0” to

program, “1” to unprogram

Read Fuse bits

Read Fuse bits. “0” = programmed,

“1” = unprogrammed

Note:

1. a = address high bits

b = address low bits

H = 0 – Low byte, 1 – High Byte

o = data out

i = data in

x = don’t care

1 = lock bit 1

2 = lock bit 2

3 = Boot Lock Bit1

4 = Boot Lock Bit2

5 = Boot Lock Bit11

6 = Boot Lock Bit12

7 = CKSEL0 Fuse

8 = CKSEL1 Fuse

9 = CKSEL2 Fuse

B = SUT Fuse

C = SPIEN Fuse

D = BOOTRST Fuse

128

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Serial Programming

Characteristics

Figure 81. Serial Programming Timing

MOSI

t_OVSH

t_SLSH

t_SHOX

SCK

t_SHSL

MISO

t_SLIV

Table 49. Serial Programming Characteristics, T_A= -40°C to 85°C, V_CC= 2.7 - 5.5V

(unless otherwise noted)

Symbol Parameter

1/t_CLCLOscillator Frequency

Min

0

Typ Max Units

(V_CC= 2.7 - 5.5V)

(V_CC= 4.0 - 5.5V)

(V_CC= 2.7 - 5.5V)

(V_CC= 4.0 - 5.5V)

4

8

MHz

ns

0

t_CLCL

Oscillator Period

250

125

ns

t_SHSL

t_SLSH

t_OVSH

t_SHOX

t_SLIV

SCK Pulse Width High

SCK Pulse Width Low

MOSI Setup to SCK High

MOSI Hold after SCK High

SCK Low to MISO Valid

2 t_CLCL

t_CLCL

2 t_CLCL

10

ns

16

32

ns

129

1228D–AVR–02/07

Electrical Characteristics

Absolute Maximum Ratings*

Operating Temperature.................................. -55°C to +125°C

*NOTICE:

Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent dam-

age to the device. This is a stress rating only and

functional operation of the device at these or

other conditions beyond those indicated in the

operational sections of this specification is not

implied. Exposure to absolute maximum rating

conditions for extended periods may affect device

reliability.

Storage Temperature..................................... -65°C to +150°C

Voltage on Any Pin except RESET

with Respect to Ground.............................-1.0V to V_CC+ 0.5V

Voltage on RESET with Respect to Ground ....-1.0V to +13.0V

Maximum Operating Voltage ............................................ 6.6V

DC Current per I/O Pin ............................................... 40.0 mA

DC Current VCC and GND Pins............................... 200.0 mA

130

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

DC Characteristics

T_A= -40°C to 85°C, V_CC= 2.7V to 5.5V (unless otherwise noted)^{(1)(2)(3)(4)(5)}

Symbol

V_IL

Parameter

Condition

Min

-0.5

Typ

Max

0.3 V_CC

0.2 V_CC

Units

(1)

Input Low Voltage

Input High Voltage

(Except XTAL1)

(XTAL1)

V

V_IL1

-0.5

(2)

V_IH

(Except XTAL1, RESET)

(XTAL1)

0.6 V_CC

0.8 V_CC

0.9 V_CC

V_CC+ 0.5

V_IH1

V_IH2

(RESET)

Output Low Voltage⁽³⁾

(Ports A,B,C,D)

I_OL= 20 mA, V_CC= 5V

I_OL= 10 mA, V_CC= 3V

0.6

0.5

V

V_OL

V_OH

I_IL

Output High Voltage⁽⁴⁾

(Ports A,B,C,D)

I

_OH= -3 mA, V_CC= 5V

4.2

2.3

V

I_OH= -1.5 mA, V_CC= 3V

Input Leakage

Current I/O pin

V_CC= 5.5V, pin low

(absolute value)

8.0

µA

Input Leakage

Current I/O pin

V_CC= 5.5V, pin high

(absolute value)

980

nA

I_IH

RRST

R_I/O

Reset Pull-up Resistor

I/O Pin Pull-up Resistor

100

35

500

120

kΩ

Active mode, V_CC= 3V,

4 MHz

3.0

1.2

mA

Idle mode V_CC= 3V,

4 MHz

I_CC

Power Supply Current

Power-down mode⁽⁵⁾

WDT enabled, V_CC= 3V

WDT disabled, V_CC= 3V

9

15.0

2.0

µA

<1

Analog Comparator

Input Offset Voltage

V_CC= 5V

V_in= V_CC/2

V_ACIO

I_ACLK

t_ACPD

40

50

mV

nA

ns

Analog Comparator

Input Leakage Current

V_CC= 5V

V_in= V_CC/2

-50

Analog Comparator

Propagation Delay

V_CC= 2.7V

V_CC= 4.0V

750

500

Notes: 1. “Max” means the highest value where the pin is guaranteed to be read as low.

2. “Min” means the lowest value where the pin is guaranteed to be read as high.

3. Although each I/O port can sink more than the test conditions (20 mA at V_CC= 5V, 10 mA at V_CC= 3V) under steady-state

conditions (non-transient), the following must be observed:

1] The sum of all I_OL, for all ports, should not exceed 200 mA.

2] The sum of all I_OL, for ports B0 - B7, D0 - D7 and XTAL2, should not exceed 100 mA.

3] The sum of all I_OL, for ports A0 - A7, ALE, OC1B and C0 - C7 should not exceed 100 mA.

If I_OLexceeds the test condition, V_OLmay exceed the related specification. Pins are not guaranteed to sink current greater

than the listed test condition.

4. Although each I/O port can source more than the test conditions (3 mA at V_CC= 5V, 1.5 mA at V_CC= 3V) under steady-state

conditions (non-transient), the following must be observed:

1] The sum of all I_OH, for all ports, should not exceed 200 mA.

2] The sum of all I_OH, for ports B0 - B7, D0 - D7 and XTAL2, should not exceed 100 mA.

3] The sum of all I_OH, for ports A0 - A7, ALE, OC1B and C0 - C7 should not exceed 100 mA.

131

1228D–AVR–02/07

If I_OHexceeds the test condition, V_OHmay exceed the related specification. Pins are not guaranteed to source current

greater than the listed test condition.

5. Minimum V_CCfor power-down is 2V.

External Clock Drive

Figure 82. External Clock

Waveforms

VIH1

VIL1

Table 50. External Clock Drive⁽¹⁾

V_CC= 2.7V to 5.5V

V_CC= 4.0V to 5.5V

Symbol

1/t_CLCL

t_CLCL

Parameter

Oscillator Frequency

Clock Period

High Time

Min

0

Max

Min

0

Max

Units

MHz

ns

4

8

250

100

125

50

t_CHCX

t_CLCX

ns

Low Time

50

ns

t_CLCH

Rise Time

1.6

0.5

µs

t_CHCL

Fall Time

µs

Notes: 1. See “External Data Memory Timing” for a description of how the duty cycle influences

the timing for the external Data memory.

132

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

External Data Memory Timing

Table 51. External Data Memory Characteristics, 4.0 - 5.5 Volts, No Wait State

8 MHz Oscillator

Variable Oscillator

Symbol

1/t_CLCL

t_LHLL

Parameter

Min

Max

Min

Max

Unit

MHz

ns

0

1

2

Oscillator Frequency

ALE Pulse Width

0.0

8.0

95

1.0t_CLCL-30

0.5t_CLCL-40⁽¹⁾

t_AVLL

Address Valid A to ALE Low

22.5

ns

Address Hold After ALE Low,

write access

3a t_{LLAX_ST}

3b t_{LLAX_LD}

10

15

10

ns

Address Hold after ALE Low,

read access

15

4

5

6

7

8

9

t_AVLLC

t_AVRL

t_AVWL

t_LLWL

t_LLRL

Address Valid C to ALE Low

Address Valid to RD Low

Address Valid to WR Low

ALE Low to WR Low

ALE Low to RD Low

22.5

95

0.5t_CLCL-40⁽¹⁾

1.0t_CLCL-30

0.5t_CLCL-20⁽²⁾

60

ns

95

42.5

60

145

0.5t_CLCL+20⁽²⁾

t_DVRH

Data Setup to RD High

Read Low to Data Valid

Data Hold After RD High

RD Pulse Width

10 t_RLDV

11 t_RHDX

12 t_RLRH

13 t_DVWL

14 t_WHDX

15 t_DVWH

16 t_WLWH

65

0

105

27.5

95

1.0t_CLCL-20

0.5t_CLCL-35⁽¹⁾

1.0t_CLCL-30

1.0t_CLCL-20

Data Setup to WR Low

Data Hold After WR High

Data Valid to WR High

WR Pulse Width

105

Notes: 1. This assumes 50% clock duty cycle. The half period is actually the high time of the external clock, XTAL1.

2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.

Table 52. External Data Memory Characteristics, 4.0 - 5.5 Volts, 1 Cycle Wait State

8 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

8.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

15 t_DVWH

16 t_WLWH

185

2.0t_CLCL-65

230

220

230

2.0t_CLCL-20

2.0t_CLCL-30

2.0t_CLCL-20

ns

Data Valid to WR High

WR Pulse Width

ns

133

1228D–AVR–02/07

Table 53. External Data Memory Characteristics, 4.0 - 5.5 Volts, SRWn1 = 1, SRWn0 = 0

8 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

8.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

15 t_DVWH

16 t_WLWH

310

3.0t_CLCL-65

355

345

35

3.0t_CLCL-20

3.0t_CLCL-30

3.0t_CLCL-20

ns

Data Valid to WR High

WR Pulse Width

ns

Table 54. External Data Memory Characteristics, 4.0 - 5.5 Volts, SRWn1 = 1, SRWn0 = 1

8 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

8.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

14 t_WHDX

15 t_DVWH

16 t_WLWH

310

3.0t_CLCL-65

355

152.5

345

3.0t_CLCL-20

1.5t_CLCL-35

3.0t_CLCL-30

3.0t_CLCL-20

ns

Data Hold After WR High

Data Valid to WR High

WR Pulse Width

ns

355

ns

Table 55. External Data Memory Characteristics, 2.7 - 5.5 Volts, No Wait State

4 MHz Oscillator

Variable Oscillator

Symbol

1/t_CLCL

t_LHLL

Parameter

Min

Max

Min

0.0

Max

Unit

MHz

ns

0

1

2

Oscillator Frequency

ALE Pulse Width

4.0

195

60

t_CLCL-55

0.5t_CLCL-65

t_AVLL

Address Valid A to ALE Low

ns

Address Hold After ALE Low,

write access

3a t_{LLAX_ST}

3b t_{LLAX_LD}

10

15

10

15

ns

Address Hold after ALE Low,

read access

4

5

6

7

8

9

t_AVLLC

t_AVRL

t_AVWL

t_LLWL

t_LLRL

Address Valid C to ALE Low

Address Valid to RD Low

Address Valid to WR Low

ALE Low to WR Low

60

0.5t_CLCL-65

1.0t_CLCL-50

0.5t_CLCL-20

95

ns

200

105

95

145

0.5t_CLCL+20

ALE Low to RD Low

t_DVRH

Data Setup to RD High

Read Low to Data Valid

Data Hold After RD High

10 t_RLDV

11 t_RHDX

165

0

134

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table 55. External Data Memory Characteristics, 2.7 - 5.5 Volts, No Wait State (Continued)

4 MHz Oscillator Variable Oscillator

Min Max

Symbol

12 t_RLRH

Parameter

Min

Max

Unit

ns

RD Pulse Width

230

70

1.0t_CLCL-20

0.5t_CLCL-55

0.5t_CLCL-0

1.0t_CLCL-40

1.0t_CLCL-20

13 t_DVWL

14 t_WHDX

15 t_DVWH

16 t_WLWH

Data Setup to WR Low

Data Hold After WR High

Data Valid to WR High

WR Pulse Width

ns

125

210

230

ns

Notes: 1. This assumes 50% clock duty cycle. The half period is actually the high time of the external clock, XTAL1.

2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.

Table 56. External Data Memory Characteristics, 2.7 - 5.5 Volts, SRWn1 = 0, SRWn0 = 1

4 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

4.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

15 t_DVWH

16 t_WLWH

335

2.0t_CLCL-165

480

460

480

2.0t_CLCL-20

2.0t_CLCL-40

2.0t_CLCL-20

ns

Data Valid to WR High

WR Pulse Width

ns

Table 57. External Data Memory Characteristics, 2.7 - 5.5 Volts, SRWn1 = 1, SRWn0 = 0

4 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

4.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

15 t_DVWH

16 t_WLWH

585

3.0t_CLCL-165

730

710

730

3.0t_CLCL-20

3.0t_CLCL-40

3.0t_CLCL-20

ns

Data Valid to WR High

WR Pulse Width

ns

Table 58. External Data Memory Characteristics, 2.7 - 5.5 Volts, SRWn1 = 1, SRWn0 = 1

4 MHz Oscillator

Variable Oscillator

Symbol

Parameter

Min

Max

Min

Max

4.0

Unit

MHz

ns

0

1/t_CLCL

Oscillator Frequency

Read Low to Data Valid

RD Pulse Width

0.0

10 t_RLDV

12 t_RLRH

14 t_WHDX

15 t_DVWH

16 t_WLWH

585

3.0t_CLCL-165

730

375

710

730

3.0t_CLCL-20

1.5t_CLCL-0

3.0t_CLCL-40

3.0t_CLCL-20

ns

Data Hold After WR High

Data Valid to WR High

WR Pulse Width

ns

135

1228D–AVR–02/07

Figure 83. External Memory Timing (SRWn1 = 0, SRWn0 = 0)

T4

T1

T2

T3

System Clock Ø

ALE

1

4

2

7

Prev. addr.

XX

Address

15

Address [15..8]

Data/Address [7..0]

WR

XX

3a 13

Prev. data

Address

6

Data

16

14

3b

11

9

Data

XX

Address

5

Prev. data

XX

Data/Address [7..0]

RD

10

8

12

Figure 84. External Memory Timing (SRWn1 = 0, SRWn0 = 1)

T1

T2

T3

T4

T5

System Clock Ø

ALE

1

4

2

7

Prev. addr.

XX

Address

Data

Address [15..8]

Data/Address [7..0]

WR

XX

15

16

3a 13

Prev. data

Address

6

XX

14

3b

11

9

Data

Address

5

Prev. data

XX

Data/Address [7..0]

RD

10

8

12

136

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 85. External Memory Timing (SRWn1 = 1, SRWn0 = 0)

T4

T5

T6

T1

T2

T3

System Clock Ø

ALE

1

4

2

7

Address [15..8] Prev. addr.

Data/Address [7..0] Prev. data

WR

XX

Address

Data

XX

15

3a 13

Address

6

14

16

9

3b

11

Data

Data/Address [7..0]

RD

Address

5

XX

Prev. data

XX

10

8

12

Figure 86. External Memory Timing (SRWn1 = 1, SRWn0 = 1)⁽¹⁾

T4

T6

T5

T7

T1

T2

T3

System Clock Ø

ALE

1

4

2

7

Address [15..8] Prev. addr.

Data/Address [7..0] Prev. data

WR

XX

Address

Data

XX

15

3a 13

Address

6

14

16

9

3b

11

Data/Address [7..0]

RD

Address

5

XX

Prev. data

XX

Data

10

8

12

Note:

1. The ALE pulse in the last period (T4 - T7) is only present if the next instruction

accesses the RAM (internal or external). The data and address will only change in T4

- T7 if ALE is present (the next instruction accesses the RAM).

137

1228D–AVR–02/07

Typical

Analog Comparator offset voltage is measured as absolute offset.

Characteristics

Figure 87. Analog Comparator Offset Voltage vs. Common Mode Voltage

ANALOG COMPARATOR OFFSET VOLTAGE vs.

COMMON MODE VOLTAGE V = 5V

CC

18

16

14

12

10

8

T_A= 25˚C

T_A= 85˚C

6

4

2

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

COMMON MODE VOLTAGE (V)

Figure 88. Analog Comparator Offset Voltage vs. Common Mode Voltage

ANALOG COMPARATOR OFFSET VOLTAGE vs.

COMMON MODE VOLTAGE V_CC= 2.7V

10

T_A= 25˚C

8

6

4

2

0

T_A= 85˚C

0

0.5

1

1.5

2

2.5

3

COMMON MODE VOLTAGE (V)

138

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 89. Analog Comparator Input Leakage Current

ANALOG COMPARATOR INPUT LEAKAGE CURRENT

V

_CC= 6V T_A= 25˚C

60

50

40

30

20

10

0

-10

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

5.5

6

6.5

7

V_IN(V)

Figure 90. Watchdog Oscillator Frequency vs. V_CC

WATCHDOG OSCILLATOR FREQUENCY vs. V_CC

1600

1400

1200

1000

800

600

400

200

0

T_A= 25˚C

T_A= 85˚C

2

2.5

3

3.5

4

4.5

5

5.5

6

V_CC(V)

Sink and source capabilities of I/O ports are measured on one pin at a time.

139

1228D–AVR–02/07

Figure 91. Pull-up Resistor Current vs. Input Voltage

PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE

V_CC= 5V

120

100

80

60

40

20

0

T_A= 25˚C

T_A= 85˚C

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

V_OP(V)

Figure 92. Pull-up Resistor Current vs. Input Voltage

PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE

V_CC= 2.7V

30

25

20

15

10

5

T_A= 25˚C

T_A= 85˚C

0

0.5

1

1.5

2

2.5

3

V_OP(V)

140

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 93. I/O Pin Sink Current vs. Output Voltage

I/O PIN SINK CURRENT vs. OUTPUT VOLTAGE

V

_CC= 5V

70

60

50

40

30

20

10

0

T_A= 25˚C

T_A= 85˚C

0

0.5

1

1.5

2

2.5

3

V_OL(V)

Figure 94. I/O Pin Source Current vs. Output Voltage

I/O PIN SOURCE CURRENT vs. OUTPUT VOLTAGE

V

CC

= 5V

20

18

16

14

12

10

8

T_A= 25˚C

T_A= 85˚C

6

4

2

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

V_OH(V)

141

1228D–AVR–02/07

Figure 95. I/O Pin Sink Current vs. Output Voltage

I/O PIN SINK CURRENT vs. OUTPUT VOLTAGE

V

_CC= 2.7V

25

20

15

10

5

T_A= 25˚C

T_A= 85˚C

0

0.5

1

1.5

2

V_OL(V)

Figure 96. I/O Pin Source Current vs. Output Voltage

I/O PIN SOURCE CURRENT vs. OUTPUT VOLTAGE

V_CC= 2.7V

6

5

4

3

2

1

0

T_A= 25˚C

T_A= 85˚C

0

0.5

1

1.5

2

2.5

3

V_OH(V)

142

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Figure 97. I/O Pin Input Threshold vs. V_CC

I/O PIN INPUT THRESHOLD VOLTAGE vs. V_CC

T_A= 25˚C

2.5

2

1.5

1

0.5

0

2.7

4.0

5.0

V_CC

Figure 98. I/O Pin Input Hysteresis vs. V_CC

I/O PIN INPUT HYSTERESIS vs. V_CC

T_A= 25˚C

0.18

0.16

0.14

0.12

0.1

0.08

0.06

0.04

0.02

0

2.7

4.0

5.0

V_CC

143

1228D–AVR–02/07

Register Summary

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Page

$3F ($5F)

$3E ($5E)

$3D ($5D)

$3C ($5C)

$3B ($5B)

$3A ($5A)

$39 ($59)

$38 ($58)

$37 ($57)

$36 ($56)

$35 ($55)

$34 ($54)

$33 ($53)

$32 ($52)

$31 ($51)

$30 ($50)

$2F ($4F)

$2E ($4E)

$2D ($4D)

$2C ($4C)

$2B ($4B)

$2A ($4A)

$29 ($49)

$28 ($48)

$27 ($47)

$26 ($46)

$25 ($45)

$24 ($44)

$23 ($43)

$22 ($42)

$21 ($41)

$20 ($40)

$1F ($3F)

$1E ($3E)

$1D ($3D)

$1C ($3C)

$1B ($3B)

$1A ($3A)

$19 ($39)

$18 ($38)

$17 ($37)

$16 ($36)

$15 ($35)

$14 ($34)

$13 ($33)

$12 ($32)

$11 ($31)

$10 ($30)

$0F ($2F)

$0E ($2E)

$0D ($2D)

$0C ($2C)

$0B ($2B)

$0A ($2A)

$09 ($29)

$08 ($28)

$07 ($27)

$06 ($26)

$05 ($25)

$04 ($24)

$03 ($23)

$02 ($22)

$01 ($21)

$00 ($20)

SREG

SPH

I

T

H

S

V

N

Z

C

page 21

page 22

SP15

SP7

SP14

SP6

SP13

SP5

SP12

SP4

SP11

SP3

SP10

SP2

SP9

SP1

SP8

SP0

SPL

Reserved

GIMSK

GIFR

INT1

INTF1

TOIE1

TOV1

-

INT0

INTF0

OCIE1A

OCF1A

-

INT2

INTF2

OCIE1B

OCF1B

-

page 30

page 31

page 33

page 114

page 36

page 34

page 29

page 42

page 44

page 39

page 50

page 52

page 53

page 54

page 42

page 47

page 54

page 44

page 58

page 78

page 60

page 61

page 89

page 91

page 98

page 100

page 68

page 67

page 66

page 73

page 75

page 78

page 81

page 106

TIMSK

TIFR

TOIE2

TOV2

-

TICIE1

ICF1

OCIE2

OCFI2

PGWRT

SRW00

ISC10

TOIE0

TOV0

OCIE0

OCIF0

SPMEN

ISC2

SPMCR

EMCUCR

MCUCR

MCUSR

TCCR0

TCNT0

OCR0

LBSET

SRW01

ISC11

WDRF

CTC0

PGERS

SRW11

ISC01

EXTRF

CS01

SM0

SRE

-

SRL2

SRW10

-

SRL1

SE

SRL0

SM1

-

ISC00

PORF

CS00

-

BORF

FOC0

PWM0

COM01

COM00

CS02

Timer/Counter0 Counter Register

Timer/Counter0 Output Compare Register

SFIOR

TCCR1A

TCCR1B

TCNT1H

TCNT1L

OCR1AH

OCR1AL

OCR1BH

OCR1BL

TCCR2

ASSR

-

PSR2

PWM11

CS11

PSR10

PWM10

CS10

COM1A1

ICNC1

COM1A0

ICES1

COM1B1

-

COM1B0

-

FOC1A

CTC1

FOC1B

CS12

Timer/Counter1 - Counter Register High Byte

Timer/Counter1 - Counter Register Low Byte

Timer/Counter1 - Output Compare Register A High Byte

Timer/Counter1 - Output Compare Register A Low Byte

Timer/Counter1 - Output Compare Register B High Byte

Timer/Counter1 - Output Compare Register B Low Byte

FOC2

-

PWM2

-

COM21

-

COM20

-

CTC2

AS20

CS22

CS21

CS20

TCON2UB

OCR2UB

TCR2UB

ICR1H

ICR1L

Timer/Counter1 - Input Capture Register High Byte

Timer/Counter1 - Input Capture Register Low Byte

Timer/Counter2 Counter Register

TCNT2

OCR2

Timer/Counter2 Output Compare Register

WDTCR

UBRRHI

EEARH

EEARL

EEDR

-

WDTOE

WDE

WDP2

-

WDP1

WDP0

UBRR1[11:8]

UBRR0[11:8]

-

EEAR8

EEPROM Address Register Low Byte

EEPROM Data Register

EECR

-

EERIE

PORTA3

DDA3

EEMWE

PORTA2

DDA2

EEWE

PORTA1

DDA1

EERE

PORTA0

DDA0

PORTA

DDRA

PORTA7

DDA7

PORTA6

DDA6

PORTA5

DDA5

PORTA4

DDA4

PINA

PINA7

PORTB7

DDB7

PINA6

PORTB6

DDB6

PINA5

PORTB5

DDB5

PINA4

PORTB4

DDB4

PINA3

PINA2

PINA1

PINA0

PORTB

DDRB

PORTB3

DDB3

PORTB2

DDB2

PORTB1

DDB1

PORTB0

DDB0

PINB

PINB7

PORTC7

DDC7

PINB6

PORTC6

DDC6

PINB5

PORTC5

DDC5

PINB4

PORTC4

DDC4

PINB3

PINB2

PINB1

PINB0

PORTC

DDRC

PORTC3

DDC3

PORTC2

DDC2

PORTC1

DDC1

PORTC0

DDC0

PINC

PINC7

PORTD7

DDD7

PINC6

PORTD6

DDD6

PINC5

PORTD5

DDD5

PINC4

PORTD4

DDD4

PINC3

PINC2

PINC1

PINC0

PORTD0

DDD0

PORTD

DDRD

PORTD3

DDD3

PORTD2

DDD2

PORTD1

DDD1

PIND

PIND7

PIND6

PIND5

PIND4

PIND3

PIND2

PIND1

PIND0

SPDR

SPI Data Register

SPSR

SPIF

SPIE

WCOL

SPE

-

SPI2X

SPR0

SPCR

DORD

MSTR

CPOL

CPHA

SPR1

UDR0

UART0 I/O Data Register

UCSR0A

UCSR0B

UBRR0

ACSR

RXC0

TXC0

UDRE0

UDRIE0

FE0

OR0

-

U2X0

MPCM0

TXB80

RXCIE0

TXCIE0

RXEN0

TXEN0

CHR90

RXB80

UART0 Baud Rate Register

ACD

AINBG

ACO

ACI

ACIE

ACIC

PORTE2

DDE2

ACIS1

PORTE1

DDE1

ACIS0

PORTE0

DDE0

PORTE

DDRE

-

PINE

PINE2

PINE1

PINE0

Reserved

UDR1

UART1 I/O Data Register

page 73

page 75

page 73

page 78

UCSR1A

UCSR1B

UBRR1

RXC1

TXC1

UDRE1

UDRIE1

FE1

OR1

-

U2X1

MPCM1

TXB81

RXCIE1

TXCIE1

RXEN1

TXEN1

CHR91

RXB81

UART1 Baud Rate Register

144

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses

should never be written.

2. Some of the Status Flags are cleared by writing a logical “1” to them. Note that the CBI and SBI instructions will operate on

all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions

work with registers $00 to $1F only.

145

1228D–AVR–02/07

Instruction Set Summary

Mnemonic

Operands

Description

Operation

Flags

# Clocks

ARITHMETIC AND LOGIC INSTRUCTIONS

ADD

Rd, Rr

Rdl, K

Rd, Rr

Rd, K

Rd, Rr

Rd, K

Rdl, K

Rd, Rr

Rd, K

Rd, Rr

Rd, K

Rd, Rr

Rd

Add Two Registers

Rd ← Rd + Rr

Z,C,N,V,H

Z,C,N,V,S

Z,C,N,V,H

Z,C,N,V,S

Z,N,V

1

2

1

2

1

2

ADC

Add with Carry Two Registers

Add Immediate to Word

Subtract Two Registers

Subtract Constant from Register

Subtract with Carry Two Registers

Subtract with Carry Constant from Reg.

Subtract Immediate from Word

Logical AND Registers

Logical AND Register and Constant

Logical OR Registers

Rd ← Rd + Rr + C

Rdh:Rdl ← Rdh:Rdl + K

Rd ← Rd - Rr

ADIW

SUB

SUBI

SBC

Rd ← Rd - K

Rd ← Rd - Rr - C

Rd ← Rd - K - C

Rdh:Rdl ← Rdh:Rdl - K

Rd ← Rd • Rr

SBCI

SBIW

AND

ANDI

OR

Rd ← Rd • K

Z,N,V

Rd ← Rd v Rr

Z,N,V

ORI

Logical OR Register and Constant

Exclusive OR Registers

One’s Complement

Rd ← Rd v K

Z,N,V

EOR

COM

NEG

SBR

Rd ← Rd ⊕ Rr

Z,N,V

Rd ← $FF - Rd

Rd ← $00 - Rd

Z,C,N,V

Z,C,N,V,H

Z,N,V

Rd

Two’s Complement

Rd, K

Rd

Set Bit(s) in Register

Rd ← Rd v K

CBR

Clear Bit(s) in Register

Increment

Rd ← Rd • ($FF - K)

Rd ← Rd + 1

Z,N,V

INC

Z,N,V

DEC

Rd

Decrement

Rd ← Rd - 1

Z,N,V

TST

Rd

Test for Zero or Minus

Clear Register

Rd ← Rd • Rd

Z,N,V

CLR

Rd

Rd ← Rd ⊕ Rd

Rd ← $FF

Z,N,V

SER

Rd

Set Register

None

MUL

Rd, Rr

Multiply Unsigned

R1:R0 ← Rd x Rr

R1:R0 ← (Rd x Rr) << 1

Z,C

MULS

MULSU

FMUL

FMULS

FMULSU

Multiply Signed

Z,C

Multiply Signed with Unsigned

Fractional Multiply Unsigned

Fractional Multiply Signed

Fractional Multiply Signed with Unsigned

Z,C

BRANCH INSTRUCTIONS

RJMP

IJMP

k

Relative Jump

PC ← PC + k + 1

None

I

2

Indirect Jump to (Z)

PC ← Z

JMP

k

Direct Jump

PC ← k

3

RCALL

ICALL

CALL

RET

Relative Subroutine Call

Indirect Call to (Z)

PC ← PC + k + 1

3

PC ← Z

3

k

Direct Subroutine Call

Subroutine Return

PC ← k

4

PC ← STACK

4

RETI

Interrupt Return

PC ← STACK

4

CPSE

CP

Rd, Rr

Compare, Skip if Equal

Compare

if (Rd = Rr) PC ← PC + 2 or 3

Rd - Rr

None

Z,N,V,C,H

None

1/2/3

1

Rd, Rr

CPC

Rd, Rr

Compare with Carry

Rd - Rr - C

1

CPI

Rd, K

Compare Register with Immediate

Skip if Bit in Register Cleared

Skip if Bit in Register is Set

Skip if Bit in I/O Register Cleared

Skip if Bit in I/O Register is Set

Branch if Status Flag Set

Branch if Status Flag Cleared

Branch if Equal

Rd - K

1

SBRC

SBRS

SBIC

SBIS

Rr, b

if (Rr(b) = 0) PC ← PC + 2 or 3

if (Rr(b) = 1) PC ← PC + 2 or 3

if (P(b) = 0) PC ← PC + 2 or 3

if (P(b) = 1) PC ← PC + 2 or 3

if (SREG(s) = 1) then PC ← PC + k + 1

if (SREG(s) = 0) then PC ← PC + k + 1

if (Z = 1) then PC ← PC + k + 1

if (Z = 0) then PC ← PC + k + 1

if (C = 1) then PC ← PC + k + 1

if (C = 0) then PC ← PC + k + 1

if (C = 1) then PC ← PC + k + 1

if (N = 1) then PC ← PC + k + 1

if (N = 0) then PC ← PC + k + 1

if (N ⊕ V = 0) then PC ← PC + k + 1

if (N ⊕ V = 1) then PC ← PC + k + 1

if (H = 1) then PC ← PC + k + 1

if (H = 0) then PC ← PC + k + 1

1/2/3

1/2

Rr, b

P, b

s, k

k

BRBS

BRBC

BREQ

BRNE

BRCS

BRCC

BRSH

BRLO

BRMI

BRPL

BRGE

BRLT

BRHS

BRHC

k

Branch if Not Equal

k

Branch if Carry Set

k

Branch if Carry Cleared

Branch if Same or Higher

Branch if Lower

k

Branch if Minus

k

Branch if Plus

k

Branch if Greater or Equal, Signed

Branch if Less than Zero, Signed

Branch if Half-carry Flag Set

Branch if Half-carry Flag Cleared

k

146

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Instruction Set Summary (Continued)

Mnemonic

Operands

Description

Operation

Flags

# Clocks

BRTS

BRTC

BRVS

BRVC

BRIE

k

Branch if T-flag Set

if (T = 1) then PC ← PC + k + 1

if (T = 0) then PC ← PC + k + 1

if (V = 1) then PC ← PC + k + 1

if (V = 0) then PC ← PC + k + 1

if (I = 1) then PC ← PC + k + 1

if (I = 0) then PC ← PC + k + 1

None

1/2

Branch if T-flag Cleared

Branch if Overflow Flag is Set

Branch if Overflow Flag is Cleared

Branch if Interrupt Enabled

Branch if Interrupt Disabled

BRID

DATA TRANSFER INSTRUCTIONS

MOV

MOVW

LDI

LD

Rd, Rr

Rd, K

Move between Registers

Copy Register Word

Rd ← Rr

Rd+1:Rd ← Rr+1:Rr

None

1

2

3

-

Load Immediate

Rd ← K

Rd, X

Load Indirect

Rd ← (X)

LD

Rd, X+

Rd, -X

Rd, Y

Load Indirect and Post-inc.

Load Indirect and Pre-dec.

Load Indirect

Rd ← (X), X ← X + 1

X ← X - 1, Rd ← (X)

Rd ← (Y)

LD

Rd, Y+

Rd, -Y

Rd, Y+q

Rd, Z

Load Indirect and Post-inc.

Load Indirect and Pre-dec.

Load Indirect with Displacement

Load Indirect

Rd ← (Y), Y ← Y + 1

Y ← Y - 1, Rd ← (Y)

Rd ← (Y + q)

Rd ← (Z)

LD

LDD

LD

Rd, Z+

Rd, -Z

Rd, Z+q

Rd, k

Load Indirect and Post-inc.

Load Indirect and Pre-dec.

Load Indirect with Displacement

Load Direct from SRAM

Store Indirect

Rd ← (Z), Z ← Z + 1

Z ← Z - 1, Rd ← (Z)

Rd ← (Z + q)

Rd ← (k)

LD

LDD

LDS

ST

X, Rr

(X) ← Rr

ST

X+, Rr

-X, Rr

Y, Rr

Store Indirect and Post-inc.

Store Indirect and Pre-dec.

Store Indirect

(X) ← Rr, X ← X + 1

X ← X - 1, (X) ← Rr

(Y) ← Rr

ST

Y+, Rr

-Y, Rr

Y+q, Rr

Z, Rr

Store Indirect and Post-inc.

Store Indirect and Pre-dec.

Store Indirect with Displacement

Store Indirect

(Y) ← Rr, Y ← Y + 1

Y ← Y - 1, (Y) ← Rr

(Y + q) ← Rr

ST

STD

ST

(Z) ← Rr

ST

Z+, Rr

-Z, Rr

Z+q, Rr

k, Rr

Store Indirect and Post-inc.

Store Indirect and Pre-dec.

Store Indirect with Displacement

Store Direct to SRAM

Load Program Memory

Load Program Memory and Post-inc.

Store Program Memory

In Port

(Z) ← Rr, Z ← Z + 1

Z ← Z - 1, (Z) ← Rr

(Z + q) ← Rr

ST

STD

STS

LPM

SPM

IN

(k) ← Rr

R0 ← (Z)

Rd, Z

Rd ← (Z)

Rd, Z+

Rd ← (Z), Z ← Z + 1

(Z) ← R1:R0

Rd, P

P, Rr

Rr

Rd ← P

1

2

OUT

PUSH

POP

Out Port

P ← Rr

Push Register on Stack

Pop Register from Stack

STACK ← Rr

Rd ← STACK

Rd

BIT AND BIT-TEST INSTRUCTIONS

SBI

P, b

Rd

s

Set Bit in I/O Register

Clear Bit in I/O Register

Logical Shift Left

I/O(P,b) ← 1

None

Z,C,N,V

None

SREG(s)

T

2

1

CBI

I/O(P,b) ← 0

LSL

Rd(n+1) ← Rd(n), Rd(0) ← 0

LSR

ROL

ROR

ASR

SWAP

BSET

BCLR

BST

BLD

SEC

CLC

SEN

CLN

Logical Shift Right

Rotate Left through Carry

Rotate Right through Carry

Arithmetic Shift Right

Swap Nibbles

Rd(n) ← Rd(n+1), Rd(7) ← 0

Rd(0) ← C, Rd(n+1) ← Rd(n), C ← Rd(7)

Rd(7) ← C, Rd(n) ← Rd(n+1), C ← Rd(0)

Rd(n) ← Rd(n+1), n = 0..6

Rd(3..0) ← Rd(7..4), Rd(7..4) ← Rd(3..0)

Flag Set

SREG(s) ← 1

SREG(s) ← 0

T ← Rr(b)

Rd(b) ← T

C ← 1

s

Flag Clear

Rr, b

Rd, b

Bit Store from Register to T

Bit Load from T to Register

Set Carry

None

C

Clear Carry

C ← 0

C

Set Negative Flag

Clear Negative Flag

N ← 1

N

N ← 0

N

147

1228D–AVR–02/07

Instruction Set Summary (Continued)

Mnemonic

Operands

Description

Operation

Flags

# Clocks

SEZ

CLZ

SEI

Set Zero Flag

Z ← 1

Z ← 0

I ← 1

Z

1

3

1

Clear Zero Flag

Z

Global Interrupt Enable

Global Interrupt Disable

Set Signed Test Flag

Clear Signed Test Flag

Set Two’s Complement Overflow

Clear Two’s Complement Overflow

Set T in SREG

I

CLI

I ← 0

I

SES

CLS

SEV

CLV

SET

CLT

SEH

CLH

NOP

SLEEP

WDR

S ← 1

S ← 0

V ← 1

V ← 0

T ← 1

T ← 0

H ← 1

H ← 0

S

V

T

Clear T in SREG

T

Set Half-carry Flag in SREG

Clear Half-carry Flag in SREG

No Operation

H

None

Sleep

(see specific descr. for Sleep function)

(see specific descr. for WDR/timer)

Watchdog Reset

148

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Ordering Information

Speed (MHz)

Power Supply

Ordering Code

Package

Operation Range

4

2.7 - 5.5V

ATmega161-4AC

ATmega161-4PC

44A

Commercial

40P6

(0°C to 70°C)

ATmega161-4AI

ATmega161-4PI

44A

Industrial

40P6

(-40°C to 85°C)

8

4.0 - 5.5V

ATmega161-8AC

ATmega161-8PC

44A

Commercial

40P6

(0°C to 70°C)

ATmega161-8AI

ATmega161-8PI

44A

Industrial

40P6

(-40°C to 85°C)

Note:

This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and

minimum quantities.

Package Type

44-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)

40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

44A

40P6

149

1228D–AVR–02/07

Packaging Information

44A

PIN 1

B

PIN 1 IDENTIFIER

E1

E

e

D1

D

C

0˚~7˚

A2

A

A1

L

COMMON DIMENSIONS

(Unit of Measure = mm)

MIN

–

MAX

1.20

NOM

NOTE

SYMBOL

A

–

A1

A2

D

0.05

0.95

11.75

9.90

11.75

9.90

0.30

0.09

0.45

0.15

1.00

12.00

10.00

12.00

10.00

–

1.05

12.25

D1

E

10.10 Note 2

12.25

Notes:

1. This package conforms to JEDEC reference MS-026, Variation ACB.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable

protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum

plastic body size dimensions including mold mismatch.

E1

B

10.10 Note 2

0.45

C

–

0.20

3. Lead coplanarity is 0.10 mm maximum.

L

–

0.75

e

0.80 TYP

10/5/2001

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,

0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

44A

B

R

150

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

40P6

PIN 1

B

PIN 1 IDENTIFIER

E1

E

e

D1

D

C

0˚~7˚

A2

A

A1

L

COMMON DIMENSIONS

(Unit of Measure = mm)

MIN

–

MAX

1.20

NOM

NOTE

SYMBOL

A

–

A1

A2

D

0.05

0.95

11.75

9.90

11.75

9.90

0.30

0.09

0.45

0.15

1.00

12.00

10.00

12.00

10.00

–

1.05

12.25

D1

E

10.10 Note 2

12.25

Notes:

1. This package conforms to JEDEC reference MS-026, Variation ACB.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable

protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum

plastic body size dimensions including mold mismatch.

E1

B

10.10 Note 2

0.45

C

–

0.20

3. Lead coplanarity is 0.10 mm maximum.

L

–

0.75

e

0.80 TYP

10/5/2001

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,

0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

44A

B

R

151

1228D–AVR–02/07

Errata

ATmega161 Rev. E

• PWM not Phase Correct

• Increased Interrupt Latency

• Interrupt Return Fails when Stack Pointer Addresses the External Memory

• Writing UBBRH Affects both UART0 and UART1

• Store Program Memory Instruction May Fail

5. PWM not Phase Correct

In phase correct PWM mode, a change from OCRx = TOP to anything less than

TOP does not change the OCx output. This gives a phase error in the following

period.

Problem Fix/Workaround

Make sure this issue is not harmful to the application.

4. Increased Interrupt Latency

In this device, some instructions are not interruptable, and will cause the interrupt

latency to increase. The only practical problem concerns a loop followed by a two-

word instruction while waiting for an interrupt. The loop may consist of a branch

instruction or an absolute or relative jump back to itself like this:

loop: rjmp loop

<Two-word instruction>

In this case, a dead-lock situation arises.

Problem Fix/Workaround

In assembly, insert a nop instruction immediately after a loop to itself. The problem

will normally be detected during development. In C, the only construct that will give

this problem is an empty “for” loop; “for(;;)”. Use “while(1)” or “do{} while (1)” to avoid

the problem.

3. Interrupt Return Fails when Stack Pointer Addresses the External Memory

When Stack Pointer addresses external memory (SPH:SPL > $45F), returning from

interrupt will fail. The program counter will be updated with a wrong value and thus

the program flow will be corrupted.

Problem Fix/Workaround

Address the stack pointer to internal SRAM or disable interrupts while Stack Pointer

addresses external memory.

2. Writing UBBRH Affects Both UART0 and UART1

Writing UBRRHI updates baud rate generator for both UART0 and UART1. The

baud rate generator's counter is updated each time either UBRR or UBRRHI are

written. Since the UBRRHI regiSter is shared by UART0 and UART1, changing the

baud rate for one UART will affect the operation of the other UART.

Problem Fix/Workaround

Do not update UBRRHI for one UART when transmitting/receiving data on the

other.

152

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

1. Store Program Memory Instruction May Fail

At certain frequencies and voltages, the store program memory (SPM) instruction

may fail.

Problem Fix/Workaround

Avoid using the SPM instruction.

153

1228D–AVR–02/07

Data Sheet Change

Log for ATmega161

This document contains a log on the changes made to the data sheet for ATmega161.

Changes from Rev.

1228C-08/02 to Rev.

1228D-02/07

1

2

Package Drawing updated from rev. A to rev. B.

Written “Not recommend in new designs” on features page.

Changes from Rev.

1228B-09/01 to Rev.

1228C-08/02

All page numbers refers to this document.

Description of Brown-out Detector (BOD) removed from data sheet.

1

154

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

Table of Contents

Features................................................................................................. 1

Disclaimer.............................................................................................. 1

Pin Configuration.................................................................................. 2

Description............................................................................................ 3

Block Diagram ...................................................................................................... 4

Pin Descriptions.................................................................................................... 5

Crystal Oscillator................................................................................................... 6

Architectural Overview......................................................................... 7

The General Purpose Register File .................................................................... 10

ALU – Arithmetic Logic Unit................................................................................ 11

Self-programmable Flash Program Memory....................................................... 11

EEPROM Data Memory...................................................................................... 11

SRAM Data Memory........................................................................................... 12

Program and Data Addressing Modes................................................................ 13

Memory Access Times and Instruction Execution Timing .................................. 17

l/O Memory ......................................................................................................... 19

Reset and Interrupt Handling.............................................................................. 22

MCU Control Register – MCUCR ....................................................................... 34

Sleep Modes....................................................................................................... 36

Timer/Counters ................................................................................... 38

Timer/Counter Prescalers................................................................................... 38

8-bit Timer/Counters T/C0 and T/C2 .................................................................. 40

Timer/Counter1................................................................................................... 49

Watchdog Timer.................................................................................. 58

EEPROM Read/Write Access............................................................. 60

Prevent EEPROM Corruption............................................................................. 62

Serial Peripheral Interface – SPI........................................................ 63

SS Pin Functionality............................................................................................ 65

Data Modes ........................................................................................................ 65

UARTs.................................................................................................. 69

Data Transmission.............................................................................................. 69

Data Reception................................................................................................... 71

UART Control ..................................................................................................... 73

Baud Rate Generator.......................................................................................... 76

Double-speed Transmission............................................................................... 78

Analog Comparator ............................................................................ 81

i

1228D–AVR–02/07

Internal Voltage Reference ................................................................ 83

Voltage Reference Enable Signals and Start-up Time ....................................... 83

Interface to External Memory ............................................................ 84

Using the External Memory Interface ................................................................. 88

I/O Ports............................................................................................... 89

Port A.................................................................................................................. 89

Port B.................................................................................................................. 91

Port B Schematics .............................................................................................. 94

Port C.................................................................................................................. 98

Port D................................................................................................................ 100

Port E................................................................................................................ 106

Memory Programming...................................................................... 110

Boot Loader Support......................................................................................... 110

Entering the Boot Loader Program................................................................... 111

Capabilities of the Boot Loader......................................................................... 112

Self-programming the Flash ............................................................................. 112

Program Memory Lock bits ............................................................. 116

Fuse bits ........................................................................................................... 116

Signature Bytes ................................................................................................ 117

Programming the Flash and EEPROM............................................................. 117

Parallel Programming ....................................................................................... 118

Parallel Programming Characteristics .............................................................. 124

Serial Downloading........................................................................................... 125

Serial Programming Characteristics ................................................................. 129

Electrical Characteristics................................................................. 130

Absolute Maximum Ratings*............................................................................. 130

DC Characteristics............................................................................ 131

External Clock Drive Waveforms...................................................................... 132

External Data Memory Timing .......................................................................... 133

Typical Characteristics .................................................................... 138

Register Summary............................................................................ 144

Instruction Set Summary ................................................................. 146

Ordering Information........................................................................ 149

Packaging Information..................................................................... 150

44A ................................................................................................................... 150

ii

ATmega161(L)

1228D–AVR–02/07

ATmega161(L)

40P6 ................................................................................................................. 151

Errata ................................................................................................. 152

ATmega161 Rev. E .......................................................................................... 152

Data Sheet Change Log for ATmega161 ........................................ 154

Changes from Rev. 1228B-09/01 to Rev. 1228C-08/02................................... 154

Table of Contents .................................................................................. i

iii

1228D–AVR–02/07

iv

ATmega161(L)

1228D–AVR–02/07

Atmel Corporation

Atmel Operations

2325 Orchard Parkway

San Jose, CA 95131, USA

Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Memory

RF/Automotive

Theresienstrasse 2

Postfach 3535

74025 Heilbronn, Germany

Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

2325 Orchard Parkway

San Jose, CA 95131, USA

Tel: 1(408) 441-0311

Fax: 1(408) 436-4314

Regional Headquarters

Microcontrollers

2325 Orchard Parkway

San Jose, CA 95131, USA

Tel: 1(408) 441-0311

Fax: 1(408) 436-4314

1150 East Cheyenne Mtn. Blvd.

Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300

Europe

Atmel Sarl

Route des Arsenaux 41

Case Postale 80

CH-1705 Fribourg

Switzerland

Tel: (41) 26-426-5555

Fax: (41) 26-426-5500

Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom

Avenue de Rochepleine

La Chantrerie

BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00

Fax: (33) 4-76-58-34-80

Asia

Room 1219

Chinachem Golden Plaza

77 Mody Road Tsimshatsui

East Kowloon

Hong Kong

Tel: (852) 2721-9778

Fax: (852) 2722-1369

ASIC/ASSP/Smart Cards

Zone Industrielle

13106 Rousset Cedex, France

Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.

Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300

Japan

9F, Tonetsu Shinkawa Bldg.

1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551

Fax: (81) 3-3523-7581

Fax: 1(719) 540-1759

Scottish Enterprise Technology Park

Maxwell Building

East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000

Fax: (44) 1355-242-743

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any

intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-

TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY

WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR

PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-

TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT

OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no

representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications

and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided

otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use

as components in applications intended to support or sustain life.

ers, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of oth-

ATMEL^®and AVR^®are the registered trademarks of Atmel.

ers.

Other terms and product names may be the trademarks of others.

1228D–AVR–02/07


型号：	ATMEGA161L-4PI
厂家：	ATMEL
描述：	RISC Microcontroller, 8-Bit, FLASH, 4MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, MS-011AC, DIP-40 时钟 ATM 异步传输模式微控制器光电二极管外围集成电路
文件：	总159页 (文件大小：1662K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

ATMEGA161L-4PI [ATMEL]

相关型号：

ATMEGA161_07

ATMEGA162

ATMEGA162-16AI

ATMEGA162-16AU

ATMEGA162-16AU

ATMEGA162-16AU-SL383

ATMEGA162-16AUR

ATMEGA162-16MI

ATMEGA162-16MU

ATMEGA162-16MU

ATMEGA162-16PI

ATMEGA162-16PU