ATF22V10CQZ-20XU [ATMEL]
Highperformance EE PLD; 高性能EE PLD型号: | ATF22V10CQZ-20XU |
厂家: | ATMEL |
描述: | Highperformance EE PLD |
文件: | 总20页 (文件大小:268K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Features
• Industry-standard Architecture
• 12 ns Maximum Pin-to-pin Delay
• Zero Power – 25 µA Maximum Standby Power (Input Transition Detection)
• CMOS and TTL Compatible Inputs and Outputs
• Advanced Electrically-erasableTechnology
– Reprogrammable
– 100% Tested
• Latch Feature Holds Inputs to Previous Logic State
• High-reliability CMOS Process
High-
– 20 Year Data Retention
performance
EE PLD
– 100 Erase/Write Cycles
– 2,000V ESD Protection
– 200 mA Latchup Immunity
• Commercial and Industrial Temperature Ranges
• Dual-in-line and Surface Mount Standard Pinouts
• PCI Compliant
ATF22V10CZ
• Green Package Options (Pb/Halide-free/RoHS Compliant) Available
ATF22V10CQZ
1. Desscription
The ATF22V10CZ/CQZ is a high-performance CMOS (electrically-erasable)
programmable logic device (PLD) which utilizes Atmel’s proven electrically-erasable
Flash memory technology. Speeds down to 12 ns with zero standby power dissipation
are offered. All speed ranges are specified over the full 5V 10ꢀ range for industrial
temperature ranges; 5V 5ꢀ for commercial range 5-volt devices. The
ATF22V10CZ/CQZ provides a low voltage and edge-sensing “zero” power CMOS
PLD solution with “zero” standby power (5 µA typical). The ATF22V10CZ/CQZ pro-
vides a “zero” power CMOS PLD solution with 5V operating voltages, powering down
automatically to the zero power-mode through Atmel’s patented Input Transition
Detection (ITD) circuitry when the device is idle, offering “zero” (25 µA worst case)
standby power. This feature allows the user to manage total system power to meet
specific application requirements and enhance reliability. Pin “keeper” circuits on input
and output pins eliminate static power consumed by pull-up resistors. The “CQZ” com-
bines the low high-frequency ICC of the “Q” design with the “Z” feature.
The ATF22V10CZ/CQZ incorporates a superset of the generic architectures, which
allows direct replacement of the 22V10 family and most 24-pin combinatorial PLDs.
Ten outputs are each allocated 8 to 16 product terms. Three different modes of opera-
tion, configured automatically with software, allow highly complex logic functions to be
realized.
0778J–PLD–11/07
Figure 1-1. Block Diagram
2. Pin Configurations
Table 2-1.
Pin Name
CLK
Pin Configurations (All Pinouts Top View)
Function
Clock
IN
Logic Inputs
Bi-directional Buffers
+5V Supply
I/O
VCC
Figure 2-1. TSSOP
Figure 2-2. DIP/SOIC
CLK/IN
IN
1
2
3
4
5
6
7
8
9
24 VCC
23 I/O
22 I/O
21 I/O
20 I/O
19 I/O
18 I/O
17 I/O
16 I/O
15 I/O
14 I/O
13 IN
CLK/IN
IN
1
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
2
IN
IN
3
IN
IN
4
IN
IN
5
IN
IN
6
IN
IN
7
IN
IN
8
IN
IN
9
IN 10
IN 11
IN
10
11
12
GND 12
IN
GND
Figure 2-3. PLCC
IN
IN
5
6
7
8
9
25 I/O
24 I/O
23 I/O
IN
GND*
IN
22 GND*
21 I/O
20 I/O
19 I/O
IN 10
IN 11
Note:
For PLCC, P1, P8, P15 and P22 can be
left unconnected. For superior perfor-
mance, connect VCC to pin 1 and GND
to 8, 15, and 22.
2
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
3. Absolute Maximum Ratings*
Temperature Under Bias.................................. -40°C to +85°C
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature..................................... -65°C to +150°C
Voltage on Any Pin with
Respect to Ground .........................................-2.0V to +7.0V(1)
Voltage on Input Pins
with Respect to Ground
During Programming.....................................-2.0V to +14.0V(1)
Note:
1. Minimum voltage is -0.6V DC, which may under-
shoot to -2.0V for pulses of less than 20 ns.
Maximum output pin voltage is VCC + 0.75V DC,
which may overshoot to 7.0V for pulses of less
than 20 ns.
Programming Voltage with
Respect to Ground .......................................-2.0V to +14.0V(1)
4. DC and AC Operating Conditions
Commercial
0°C - 70°C
5V 5ꢀ
Industrial
-40°C - 85°C
5V 10ꢀ
Operating Temperature (Ambient)
VCC Power Supply
3
0778J–PLD–11/07
4.1
DC Characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Units
Input or I/O Low
Leakage Current
IIL
-10
µA
0 ≤ VIN ≤ VIL (Max)
3.5 ≤ VIN ≤ VCC
Input or I/O High
Leakage Current
IIH
10
µA
CZ-12, 15
CZ-15
Com
Ind
90
90
40
40
5
150
180
60
mA
mA
mA
mA
µA
VCC = Max
Outputs Open,
f = 15 MHz
Clocked Power
Supply Current
ICC
CQZ-20
CQZ-20
CZ-12, 15
CZ-15
Com
Ind
80
Com
Ind
25
VCC = Max
VIN = MAX
Outputs Open
5
50
µA
Power Supply Current,
Standby
ISB
CQZ-20
CQZ-20
Com
Ind
5
25
µA
5
50
µA
Output Short Circuit
Current
(1)
IOS
VOUT = 0.5V
-130
mA
VIL
Input Low Voltage
Input High Voltage
-0.5
2.0
0.8
V
V
VIH
VCC + 0.75
VIN = VIH or VIL
VOL
Output Low Voltage
Output High Voltage
VCC = Min,
IOL = 16 mA
0.5
V
V
VIN = VIH or VIL
VOH
VCCIO = Min,
IOH = -4.0 mA
2.4
Note:
1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.
4
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
4.2
AC Waveforms
INPUTS, I/O
REG. FEEDBACK
SYNCH. PRESET
tS
tH
tW
tW
CP
tP
tAW
tAR
ASYNCH. RESET
tCO
tPD
tAP
tER
VALID
tER
tEA
REGISTERED
OUTPUTS
OUTPUT
VALID
VALID
VALID
DISABLED
tEA
COMBINATORIAL
OUTPUTS
OUTPUT
VALID
VALID
DISABLED
4.3
AC Characteristics(1)
-12
-15
-20
Symbol Parameter
Min
Max
12
6
Min
Max
15
Min
Max
20
8
Units
ns
tPD
tCF
tCO
tS
Input or Feedback to Non-registered Output
Clock to Feedback
3
3
3
4.5
8
ns
Clock to Output
2
10
0
8
2
10
0
2
14
0
12
ns
Input or Feedback Setup Time
Input Hold Time
ns
tH
ns
tW
Clock Width
6
6
10
ns
External Feedback 1/(tS + tCO
)
55.5
62
83.3
55.5
69
83.3
38.5
45.5
50.0
MHz
MHz
MHz
fMAX
Internal Feedback 1/(tS + tCF
)
No Feedback 1/(tP)
tEA
Input to Output Enable - Product Term
Input to Output Disable - Product Term
OE Pin to Output Enable
3
2
2
2
12
15
12
15
3
3
2
2
15
15
15
15
3
3
2
2
20
20
20
20
ns
ns
ns
ns
tER
tPZX
tPXZ
OE Pin to Output Disable
Input or I/O to Asynchronous Reset of
Register
tAP
3
10
3
15
3
22
ns
tSP
tAW
tAR
Setup Time, Synchronous Preset
Asynchronous Reset Width
10
7
10
8
14
20
20
ns
ns
ns
Asynchronous Reset Recovery Time
5
6
Synchronous Preset to Clock Recovery
Time
tSPR
10
10
14
ns
Note:
1. See ordering information for valid part numbers.
5
0778J–PLD–11/07
4.4
Input Test Waveforms
4.4.1
Input Test Waveforms and Measurement Levels
4.4.2
Output Test Loads
Note:
Similar competitors devices are specified with slightly different loads. These load differences may
affect output signals’ delay and slew rate. Atmel devices are tested with sufficient margins to meet
compatible device specification conditions.
4.5
Pin Capacitance
Table 4-1.
Pin Capacitance (f = 1 MHz, T = 25C(1))
Typ
8
Max
10
Units
pF
Conditions
CIN
VIN = 0V; f = 1.0 MHz
VOUT = 0V; f = 1.0 MHz
CI/O
8
10
pF
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100ꢀ
tested.
4.6
Power-up Reset
The registers in the ATF22V10CZ/CQZ are designed to reset during power-up. At a point
delayed slightly from VCC crossing VRST, all registers will be reset to the low state. The output
state will depend on the polarity of the buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature
of reset and the uncertainty of how VCC actually rises in the system, the following conditions are
required:
1. The VCC rise must be monotonic and start below 0.7V.
2. The clock must remain stable during TPR
.
3. After TPR occurs, all input and feedback setup times must be met before driving the
clock pin high.
4.7
Preload of Register Outputs
The ATF22V10CZ/CQZ’s registers are provided with circuitry to allow loading of each register
with either a high or a low. This feature will simplify testing since any state can be forced into the
registers to control test sequencing. A JEDEC file with preload is generated when a source file
6
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done auto-
matically by most of the approved programmers after the programming.
5. Electronic Signature Word
There are 64 bits of programmable memory that are always available to the user, even if the
device is secured. These bits can be used for user-specific data.
6. Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10CZ/CQZ fuse pat-
terns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User
Signature remains accessible. The security fuse should be programmed last, as its effect is
immediate.
7. Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See CMOS PLD Pro-
gramming Hardware & Software Support for information on software/programming.
Figure 7-1. Programming/Erasing Timing
V
RST
POWER
t
PR
REGISTERED
OUTPUTS
t
S
t
W
CLOCK
Table 7-1.
Parameter
Programming/Erasing
Description
Typ
Max
Units
Power-up
Reset Time
TPR
600
1000
ns
Power-up
Reset Voltage
VRST
3.8
4.5
V
8. Input and I/O Pull-ups
All ATF22V10CZ/CQZ family members have internal input and I/O pin-keeper circuits. There-
fore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven
state. This ensures that all logic array inputs and device outputs are at known states. These are
relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see input
and I/O diagrams below).
7
0778J–PLD–11/07
Figure 8-1. Input Diagram
VCC
100K
INPUT
ESD
PROTECTION
CIRCUIT
Figure 8-2. I/O Diagram
V
CC
OE
DATA
I/O
V
CC
INPUT
100K
9. Compiler Mode Selection
Table 9-1.
Compiler Mode Selection
PAL Mode
GAL Mode
(5828 Fuses)
(5892 Fuses)
ATF22V10C (DIP)
ATF22V10C (PLCC)
ATF22V10C DIP (UES)
ATF22V10C PLCC (UES)
Synario
P22V10
G22V10
WINCUPL
P22V10LCC
G22V10LCC
8
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
10. Functional Logic Diagram Description
The Functional Logic Diagram describes the ATF22V10CZ/CQZ architecture.
The ATF22V10CZ/CQZ has 12 inputs and 10 I/O macrocells. Each macrocell can be configured
into one of four output configurations: active high/low, registered/combinatorial output.The uni-
versal architecture of the ATF22V10CZ/CQZ can be programmed to emulate most 24-pin PAL
devices.
Unused product terms are automatically disabled by the compiler to decrease power consump-
tion. A security fuse, when programmed, protects the contents of the ATF22V10CZ/CQZ. Eight
bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing
project name, part number, revision or date. The User Signature is accessible regardless of the
state of the security fuse.
9
0778J–PLD–11/07
Figure 10-1. Functional Logic Diagram
10
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
NORMALIZED ICC VS. TEMP
ATF22V10CZ/CQZ STAND-BY ICC vs.
SUPPLY VOLTAGE (TA = 25°C)
1.4
1.2
1.0
0.8
0.6
0.4
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
4.5
4.8
5.0
5.3
5.5
-40.0
0.0
25.0
75.0
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
ATF22V10CZ SUPPLY CURRENT vs. INPUT
FREQUENCY (VCC = 5.0V, TA = 25°C)
ATF22V10CQZ SUPPLY CURRENT VS.
INPUT FREQUENCY (VCC = 5V, TA = 25°C)
50.000
40.000
30.000
20.000
10.000
0.000
140.000
120.000
100.000
80.000
60.000
40.000
20.000
0.000
0.0
0.5
2.5
5.0
7.5
10.0
25.0
37.5
50.0
FREQUENCY (MHz)
0.0
0.5
2.5
5.0
7.5
10.0
25.0
37.5
50.0
FREQUENCY (MHz)
ATF22V10CZ/CQZ OUTPUT SOURCE CURRENT VS
SUPPLY VOLTAGE (VOH = 2.4V)
ATF22V10CZ/CQZ OUTPUT SOURCE CURRENT
VS.
0
-10
-20
-30
-40
-50
OUTPUT VOLTAGE (VCC = 5V, TA = 25°C)
0.0
-10.0
-20.0
-30.0
-40.0
-50.0
-60.0
-70.0
-80.0
-90.0
4.0
4.5
5.0
5.5
6.0
SUPPLY VOLTAGE (V)
0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 4.50 5.00
VOH (V)
ATF22V10CZ/CQZ OUTPUT SINK CURRENT vs.
SUPPLY VOLTAGE (VOL = 0.5V)
ATF22V10CZ/CQZ OUTPUT SINK CURRENT VS.
SUPPLY VOLTAGE (VOL = 0.5V)
48
46
44
42
40
38
36
140.0
120.0
100.0
80.0
60.0
40.0
20.0
0.0
4.0
4.5
5.0
5.5
6.0
SUPPLY VOLTAGE (V)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
SUPPLY VOLTAGE (V)
11
0778J–PLD–11/07
ATF22V10CZ/CQZ INPUT CLAMP CURRENT VS
INPUT VOLTAGE (VCC = 5V, TA = 35°C)
ATF22V10CZ/CQZ INPUT CURRENT VS
INPUT VOLTAGE (VCC = 5V, TA = 25°C)
40
30
20
10
0
0
-20
-40
-60
-80
-10
-20
-30
-100
-120
0.0
-0.2
-0.4
-0.6
-0.8
-1.0
0.0
1.0
2.0
3.0
4.0
5.0
6.0
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
NORMALIZED TPD vs. VCC
NORMALIZED TPD vs. TEMP
1.2
1.1
1.0
0.9
0.8
1.1
1.0
0.9
0.8
4.5
4.8
5.0
5.3
5.5
-40.0
0.0
25.0
75.0
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
NORMALIZED TCO vs. VCC
NORMALIZED TCO VS TEMP
1.3
1.2
1.1
1.0
0.9
0.8
1.1
1.0
0.9
0.8
-40.0
0.0
25.0
75.0
4.5
4.8
5.0
5.3
5.5
SUPPLY VOLTAGE (V)
TEMPERATURE (V)
NORMALIZED TSU VS VCC
NORMALIZED TSU vs. TEMP
1.2
1.2
1.1
1.0
0.9
0.8
1.1
1.0
0.9
0.8
-40.0
0.0
25.0
75.0
4.5
4.8
5.0
5.3
5.5
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
12
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
ATF22V10C DELTA TPD vs.
OUTPUT LOADING
ATF22V10C DELTA TCO VS.
OUTPUT LOADING
8
6
8.00
7.00
6.00
5.00
4.00
3.00
2.00
1.00
0.00
4
2
0
-2
0
50
100
150
200
250
300
50
100
150
200
250
300
OUTPUT LOADING (PF)
NUMBER OF OUTPUTS LOADING
DELTA TPD vs. # OF OUTPUT SWITCHING
DELTA TCO vs. # OF OUTPUT SWITCHING
0.0
-0.1
-0.1
-0.2
-0.2
-0.3
0.0
-0.1
-0.2
-0.3
-0.4
-0.5
1.0
2.0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
10.0
1.0
2.0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
10.0
NUMBER OF OUTPUTS SWITCHING
NUMBER OF OUTPUTS SWITCHING
13
0778J–PLD–11/07
11. Ordering Information
11.1 Standard Package Options
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
ATF22V10CZ-12JC
ATF22V10CZ-12PC
ATF22V10CZ-12SC
ATF22V10CZ-12XC
28J
24P3
24S
Commercial
12
15
10
8
8
(0°C to 70°C)
24X
ATF22V10CZ-15JC
ATF22V10CZ-15PC
ATF22V10CZ-15SC
ATF22V10CZ-15XC
28J
24P3
24S
Commercial
(0°C to 70°C)
24X
4.5
ATF22V10CZ-15JI
ATF22V10CZ-15PI
ATF22V10CZ-15SI
ATF22V10CZ-15XI
28J
24P3
24S
Industrial
(-40°C to +85°C)
24X
ATF22V10CQZ-20JC
ATF22V10CQZ-20PC
ATF22V10CQZ-20SC
ATF22V10CQZ-20XC
28J
24P3
24S
Commercial
(0°C to 70°C)
24X
20
14
12
ATF22V10CQZ-20JI
ATF22V10CQZ-20PI
ATF22V10CQZ-20SI
ATF22V10CQZ-20XI
28J
24P3
24S
Industrial
(-40°C to +85°C)
24X
11.2 ATF22V10CQZ Green Package Options (Pb/Halide-free/RoHS Compliant)
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
ATF22V10CQZ-20JU
ATF22V10CQZ-20PU
ATF22V10CQZ-20SU
ATF22V10CQZ-20XU
28J
24P3
24S
Industrial
20
14
12
(-40°C to +85°C)
24X
11.3 Using “C” Product for Industrial
To use commercial product for Industrial temperature ranges, down-grade one speed grade
from the “I” to the “C” device (7 ns “C” = 10 ns “I”) and de-rate power by 30ꢀ.
Package Type
28J
28-lead, Plastic J-leaded Chip Carrier (PLCC)
24P3
24S
24X
24-pin, 0.300", Plastic Dual Inline Package (PDIP)
24-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)
24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)
14
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
12. Packaging Information
12.1 28J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
IDENTIFIER
D2/E2
E1
E
B1
B
e
A2
A1
D1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
4.191
2.286
0.508
12.319
11.430
12.319
11.430
9.906
0.660
0.330
MAX
4.572
3.048
–
NOM
NOTE
SYMBOL
A
A1
A2
D
–
–
–
–
12.573
D1
E
–
11.582 Note 2
12.573
–
Notes:
1. This package conforms to JEDEC reference MS-018, Variation AB.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
E1
D2/E2
B
–
11.582 Note 2
10.922
–
–
–
0.813
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
B1
e
0.533
1.270 TYP
10/04/01
DRAWING NO. REV.
28J
TITLE
2325 Orchard Parkway
San Jose, CA 95131
28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC)
B
R
15
0778J–PLD–11/07
12.2 24P3 – PDIP
D
PIN
1
E1
A
SEATING PLANE
A1
L
B
B1
e
E
COMMON DIMENSIONS
(Unit of Measure = mm)
C
MIN
–
MAX
5.334
–
NOM
NOTE
SYMBOL
eC
A
–
–
–
–
–
–
–
–
–
–
–
eB
A1
D
0.381
31.623
7.620
6.096
0.356
1.270
2.921
0.203
–
32.131 Note 2
8.255
E
E1
B
7.112 Note 2
0.559
Notes:
1. This package conforms to JEDEC reference MS-001, Variation AF.
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").
B1
L
1.651
3.810
C
0.356
eB
eC
e
10.922
0.000
1.524
2.540 TYP
6/1/04
DRAWING NO. REV.
24P3
TITLE
2325 Orchard Parkway
San Jose, CA 95131
24P3, 24-lead (0.300"/7.62 mm Wide) Plastic Dual
Inline Package (PDIP)
D
R
16
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
12.3 24S – SOIC
B
D1
D
PIN 1 ID
PIN 1
e
E
A
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
–
MAX
2.65
0.30
10.65
7.60
15.60
0.51
1.27
0.32
NOM
NOTE
SYMBOL
A
–
A1
A1
D
0.10
10.00
7.40
15.20
0.33
0.40
0.23
–
–
D1
E
–
0º ~ 8º
–
L1
B
–
L
–
–
L
L1
e
1.27 BSC
06/17/2002
TITLE
DRAWING NO. REV.
24S
2325 Orchard Parkway
San Jose, CA 95131
24S, 24-lead (0.300" body) Plastic Gull Wing Small Outline (SOIC)
B
R
17
0778J–PLD–11/07
12.4 24X – TSSOP
Dimensions in Millimeter and (Inches)*
JEDEC STANDARD MO-153 AD
Controlling dimension: millimeters
0.30(0.012)
0.19(0.007)
4.48(0.176)
4.30(0.169)
6.50(0.256)
6.25(0.246)
PIN 1
0.65(0.0256)BSC
7.90(0.311)
7.70(0.303)
1.20(0.047)MAX
0.15(0.006)
0.05(0.002)
0.20(0.008)
0.09(0.004)
0º ~ 8º
0.75(0.030)
0.45(0.018)
04/11/2001
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
24X, 24-lead (4.4 mm body width) Plastic Thin Shrink Small Outline
Package (TSSOP)
24X
A
R
18
ATF22V10C(Q)Z
0778J–PLD–11/07
ATF22V10C(Q)Z
13. Revision History
Version No./Release Date
History
1. Added Green Package options
Revision I – November 2005
19
0778J–PLD–11/07
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Product Contact
Web Site
Technical Support
Sales Contact
www.atmel.com
pld@atmel.com
www.atmel.com/contacts
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2007 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
0778J–PLD–11/07
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明