ATF1502ASV-20JL44 [ATMEL]
EE PLD, 20ns, PQCC44, PLASTIC, MS-018AC, LCC-44;
| 型号： | ATF1502ASV-20JL44 |
| 厂家： | 
ATMEL |
| 描述： | EE PLD, 20ns, PQCC44, PLASTIC, MS-018AC, LCC-44 |
| 文件： | 总25页 (文件大小：361K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• High-density, High-performance, Electrically-erasable Complex Programmable
Logic Device
– 3.0 to 3.6V Operating Range
– 32 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 44 Pins
– 15 ns Maximum Pin-to-pin Delay
– Registered Operation up to 77 MHz
– Enhanced Routing Resources
High-
performance
EEPROM CPLD
• In-System Programmability (ISP) via JTAG
• Flexible Logic Macrocell
– D/T Latch Configurable Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open Collector Option
– Maximum Logic Utilization by Burying a Register with a COM Output
• Advanced Power Management Features
– Pin-controlled 0.75 mA Standby Mode
– Programmable Pin-keeper Inputs and I/Os
– Reduced-power Feature per Macrocell
• Available in Commercial and Industrial Temperature Ranges
• Available in 44-lead PLCC and TQFP
• Advanced EEPROM Technology
ATF1502ASV
– 100% Tested
– Completely Reprogrammable
– 10,000 Program/Erase Cycles
– 20-year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
• JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
• PCI-compliant
• Security Fuse Feature
• Green (Pb/Halide-fee/RoHS Compliant) Package Options
Enhanced Features
• Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
• Output Enable Product Terms
• D Latch Mode
• Combinatorial Output with Registered Feedback within Any Macrocell
• Three Global Clock Pins
• Fast Registered Input from Product Term
• Programmable “Pin-keeper” Option
• VCC Power-up Reset Option
• Pull-up Option on JTAG Pins TMS and TDI
• Advanced Power Management Features
– Individual Macrocell Power Option
1615J–PLD–01/06
1. Description
The ATF1502ASV is a high-performance, high-density complex programmable logic device
(CPLD) that utilizes Atmel’s proven electrically-erasable technology. With 32 logic macrocells
and up to 36 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs.
The ATF1502ASV’s enhanced routing switch matrices increase usable gate count and the odds
of successful pin-locked design modifications.
The ATF1502ASV has up to 32 bi-directional I/O pins and four dedicated input pins, depending
on the type of device package selected. Each dedicated pin can also serve as a global control
signal, register clock, register reset or output enable. Each of these control signals can be
selected for use individually within each macrocell.
Figure 1-1. 44-lead TQFP Top View
I/O/TDI
I/O
1
2
3
4
5
6
7
8
9
33 I/O
32 I/O/TDO
31 I/O
I/O
GND
PD1/I/O
I/O
30 I/O
29 VCC
28 I/O
TMS/I/O
I/O
27 I/O
26 I/O/TCK
25 I/O
VCC
I/O 10
I/O 11
24 GND
23 I/O
Figure 1-2. 44-lead PLCC Top View
TDI/I/O
I/O
7
8
9
39 I/O
38 I/O/TDO
37 I/O
I/O
GND 10
PD1/I/O 11
I/O 12
36 I/O
35 VCC
34 I/O
I/O/TMS 13
I/O 14
33 I/O
32 I/O/TCK
31 I/O
VCC 15
I/O 16
30 GND
29 I/O
I/O 17
2
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
Figure 1-3. Block Diagram
B
32
Each of the 32 macrocells generates a buried feedback that goes to the global bus. Each input
and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40
individual signals from the global bus. Each macrocell also generates a foldback logic term that
goes to a regional bus. Cascade logic between macrocells in the ATF1502ASV allows fast, effi-
cient generation of complex logic functions. The ATF1502ASV contains four such logic chains,
each capable of creating sum term logic with a fan-in of up to 40 product terms.
The ATF1502ASV macrocell, shown in Figure 1, is flexible enough to support highly complex
logic functions operating at high speed. The macrocell consists of five sections: product terms
and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and
enable, and logic array inputs.
Unused product terms are automatically disabled by the compiler to decrease power consump-
tion. A security fuse, when programmed, protects the contents of the ATF1502ASV. Two bytes
(16 bits) of User Signature are accessible to the user for purposes such as storing project name,
part number, revision or date. The User Signature is accessible regardless of the state of the
security fuse.
The ATF1502ASV device is an in-system programmable (ISP) device. It uses the industry stan-
dard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully compliant with JTAG’s Boundary-scan
Description Language (BSDL). ISP allows the device to be programmed without removing it from
3
1615J–PLD–01/06
the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design
modifications to be made in the field via software.
Figure 1-4. ATF1502ASV Macrocell
1.1
1.2
Product Terms and Select Mux
Each ATF1502ASV macrocell has five product terms. Each product term receives as its inputs
all signals from both the global bus and regional bus.
The product term select multiplexer (PTMUX) allocates the five product terms as needed to the
macrocell logic gates and control signals. The PTMUX programming is determined by the design
compiler, which selects the optimum macrocell configuration.
OR/XOR/CASCADE Logic
The ATF1502ASV’s logic structure is designed to efficiently support all types of logic. Within a
single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR
sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to
as many as 40 product terms with little additional delay.
The macrocell’s XOR gate allows efficient implementation of compare and arithmetic functions.
One input to the XOR comes from the OR sum term. The other XOR input can be a product term
or a fixed high or low level. For combinatorial outputs, the fixed level input allows polarity selec-
tion. For registered functions, the fixed levels allow DeMorgan minimization of product terms.
The XOR gate is also used to emulate T- and JK-type flip-flops.
4
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
1.3
Flip-flop
The ATF1502ASV’s flip-flop has very flexible data and control functions. The data input can
come from either the XOR gate, from a separate product term or directly from the I/O pin. Select-
ing the separate product term allows creation of a buried registered feedback within a
combinatorial output macrocell. (This feature is automatically implemented by the fitter soft-
ware). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-
through latch. In this mode, data passes through when the clock is high and is latched when the
clock is low.
The clock itself can be either one of the Global CLK signals (GCK[0 : 2]) or an individual product
term. The flip-flop changes state on the clock’s rising edge. When the GCK signal is used as the
clock, one of the macrocell product terms can be selected as a clock enable. When the clock
enable function is active and the enable signal (product term) is low, all clock edges are ignored.
The flip-flop’s asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a prod-
uct term, or always off. AR can also be a logic OR of GCLEAR with a product term. The
asynchronous preset (AP) can be a product term or always off.
1.4
1.5
Extra Feedback
The ATF1502ASV macrocell output can be selected as registered or combinatorial.The extra
buried feedback signal can be either combinatorial or a registered signal regardless of whether
the output is combinatorial or registered. (This enhancement function is automatically imple-
mented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a
second latch within a macrocell.
I/O Control
The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individ-
ually configured as an input, output or for bi-directional operation. The output enable for each
macrocell can be selected from the true or compliment of the two output enable pins, a subset of
the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter
software when the I/O is configured as an input, all macrocell resources are still available,
including the buried feedback, expander and cascade logic.
1.6
1.7
Global Bus/Switch Matrix
The global bus contains all input and I/O pin signals as well as the buried feedback signal from
all 32 macrocells. The switch matrix in each logic block receives as its inputs all signals from the
global bus. Under software control, up to 40 of these signals can be selected as inputs to the
logic block.
Foldback Bus
Each macrocell also generates a foldback product term. This signal goes to the regional bus and
is available to four macrocells. The foldback is an inverse polarity of one of the macrocell’s prod-
uct terms. The four foldback terms in each region allow generation of high fan-in sum terms (up
to nine product terms) with little additional delay.
2. Programmable Pin-keeper Option for Inputs and I/Os
The ATF1502ASV offers the option of programming all input and I/O pins so that pin-keeper cir-
cuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will
stay at that previous high or low level. This circuitry prevents unused input and I/O lines from
5
1615J–PLD–01/06
floating to intermediate voltage levels, which causes unnecessary power consumption and sys-
tem noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate
their DC power consumption.
Figure 2-1. Input Diagram
V
CC
INPUT
100K
ESD
PROTECTION
CIRCUIT
PROGRAMMABLE
OPTION
Figure 2-2. I/O Diagram
V
CC
OE
I/O
DATA
V
CC
100K
PROGRAMMABLE
OPTION
3. Speed/Power Management
The ATF1502ASV has several built-in speed and power management features.
To further reduce power, each ATF1502ASV macrocell has a reduced-power bit feature. To
reduce power consumption this feature may be actived (by changing the default value of OFF to
ON) for any or all macrocells.
The ATF1502ASV also has an optional power-down mode. In this mode, current drops to below
15 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used
to power down the part. The power-down option is selected in the design source file. When
enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down
mode, all internal logic signals are latched and held, as are any enabled outputs.
6
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
All pin transitions are ignored until the PD pin is brought low. When the power-down feature is
enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin’s mac-
rocell may still be used to generate buried foldback and cascade logic signals.
All power-down AC characteristic parameters are computed from external input or I/O pins, with
reduced-power bit turned on. For macrocells in reduced-power mode (reduced-power bit turned
on), the reduced-power adder, tRPA, must be added to the AC parameters, which include the
data paths tLAD, tLAC, tIC, tACL, tACH and tSEXP
.
The ATF1502ASV macrocell also has an option whereby the power can be reduced on a per-
macrocell basis. By enabling this power-down option, macrocells that are not used in an applica-
tion can be turned down, thereby reducing the overall power consumption of the device.
Each output also has individual slew rate control. This may be used to reduce system noise by
slowing down outputs that do not need to operate at maximum speed. Outputs default to slow
switching, and may be specified as fast switching in the design file.
4. Power-up Reset
The ATF1502ASV is designed with a power-up reset, a feature critical for state machine initial-
ization. At a point delayed slightly from VCC crossing VRST, all registers will be initialized, and the
state of each output will depend on the polarity of its buffer. However, due to the asynchronous
nature of reset and uncertainty of how VCC actually rises in the system, the following conditions
are required:
1. The VCC rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving the
clock pin high, and,
3. The clock must remain stable during TD.
The ATF1502ASV has two options for the hysteresis about the reset level, VRST, Small and
Large. To ensure a robust operating environment in applications where the device is operated
near 3.0V, Atmel recommends that during the fitting process users configure the device with the
Power-up Reset hysteresis set to Large. For conversions, Atmel POF2JED users should include
the flag “-power_reset” on the command line after “filename.POF”. To allow the registers to be
properly reinitialized with the Large hysteresis option selected, the following condition is added:
4. If VCC falls below 2.0V, it must shut off completely before the device is turned on again.
When the Large hysteresis option is active, ICC is reduced by several hundred microamps as
well.
5. Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF1502ASV fuse patterns.
Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains
accessible.
6. Programming
ATF1502ASV devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG proto-
col. This capability eliminates package handling normally required for programming and
facilitates rapid design iterations and field changes.
7
1615J–PLD–01/06
Atmel provides ISP hardware and software to allow programming of the ATF1502ASV via the
PC. ISP is performed by using either a download cable, a comparable board tester or a simple
microprocessor interface.
When using the ISP hardware or software to program the ATF1502ASV devices, four I/O pins
must be reserved for the JTAG interface. However, the logic features that the macrocells have
associated with these I/O pins are still available to the design for burned logic functions.
To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector
Format (SVF) files can be created by Atmel-provided software utilities.
ATF1502ASV devices can also be programmed using standard third-party programmers. With a
third-party programmer, the JTAG ISP port can be disabled, thereby allowing four additional I/O
pins to be used for logic.
Contact your local Atmel representatives or Atmel PLD applications for details.
6.1
ISP Programming Protection
The ATF1502ASV has a special feature that locks the device and prevents the inputs and I/O
from driving if the programming process is interrupted for any reason. The inputs and I/O default
to high-Z state during such a condition. In addition, the pin-keeper option preserves the previous
state of the input and I/O PMS during programming.
All ATF1502ASV devices are initially shipped in the erased state, thereby making them ready to
use for ISP.
Note:
For more information refer to the “Designing for In-System Programmability with Atmel CPLDs”
application note.
7. JTAG-BST/ISP Overview
The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the
ATF1502ASV. The boundary-scan technique involves the inclusion of a shift-register stage
(contained in a boundary-scan cell) adjacent to each component so that signals at component
boundaries can be controlled and observed using scan testing methods. Each input pin and I/O
pin has its own boundary-scan cell (BSC) to support boundary-scan testing. The ATF1502ASV
does not include a Test Reset (TRST) input pin because the TAP controller is automatically
reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST,
BYPASS, IDCODE and HIGHZ. The ATF1502ASV’s ISP can be fully described using JTAG’s
BSDL as described in IEEE Standard 1149.1b. This allows ATF1502ASV programming to be
described and implemented using any one of the third-party development tools supporting this
standard.
The ATF1502ASV has the option of using four JTAG-standard I/O pins for boundary-scan test-
ing (BST) and in-system programming (ISP) purposes. The ATF1502ASV is programmable
through the four JTAG pins using the IEEE standard JTAG programming protocol established by
IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-
system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not
needed, then the four JTAG control pins are available as I/O pins.
7.1
JTAG Boundary-scan Cell (BSC) Testing
The ATF1502ASV contains up to 32 I/O pins and four input pins, depending on the device type
and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in
8
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typi-
cal BSC consists of three capture registers or scan registers and up to two update registers.
There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in
the device are chained together through the capture registers. Input to the capture register chain
is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used
to capture active device data signals, to shift data in and out of the device and to load data into
the update registers. Control signals are generated internally by the JTAG TAP controller. The
BSC configuration for the input and I/O pins and macrocells is shown below.
7.2
BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)
Figure 7-1. BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)
Dedicated
Input
To Internal
Logic
TDO
Capture
Registers
CLOCK
SHIFT
TDI
(From Next Register)
Note:
The ATF1502ASV has a pull-up option on TMS and TDI pins. This feature is selected as a design
option.
9
1615J–PLD–01/06
Figure 7-2. BSC Configuration for Macrocells
TDO
0
1
D
Q
TDI
CLOCK
TDO
OEJ
0
1
0
1
D Q
D Q
OUTJ
0
1
Pin
0
1
D Q
D Q
Capture
DR
Update
DR
Mode
TDI
Clock
Shift
BSC for I/O Pins and Macrocells
8. Design Software Support
ATF1502ASV designs are supported by several third-party tools. Automated fitters allow logic
synthesis using a variety of high-level description languages and formats.
10
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
9. Electrical Specifications
Table 9-1.
Absolute Maximum Ratings*
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Temperature Under Bias.................................. -40°C to +85°C
Storage Temperature..................................... -65°C to +150°C
Voltage on Any Pin with
Respect to Ground .........................................-2.0V to +7.0V(1)
Voltage on Input Pins
with Respect to Ground
During Programming.....................................-2.0V to +14.0V(1)
Note:
1. Minimum voltage is -0.6V DC, which may under-
shoot to -2.0V for pulses of less than 20 ns.
Maximum output pin voltage is VCC + 0.75V DC,
which may overshoot to 7.0V for pulses of less
than 20 ns.
Programming Voltage with
Respect to Ground .......................................-2.0V to +14.0V(1)
Table 9-2.
DC and AC Operating Conditions
Commercial
0°C - 70°C
3.0V – 3.6V
Industrial
-40°C - 85°C
3.0V – 3.6V
Operating Temperature (Ambient)
VCC (3.3V) Power Supply
Table 9-3.
Pin Capacitance(1)
Typ
8
Max
10
Units
pF
Conditions
CIN
VIN = 0V; f = 1.0 MHz
VOUT = 0V; f = 1.0 MHz
CI/O
8
10
pF
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage
pin during programming) has a maximum capacitance of 12 pF.
11
1615J–PLD–01/06
Table 9-4.
DC Characteristics
Symbol Parameter
Condition
Min
Typ
Max
Units
Input or I/O Low
Leakage Current
IIL
VIN = VCC
-2
-10
µA
Input or I/O High
Leakage Current
IIH
IOZ
2
10
40
Tri-state Output
Off-state Current
VO = VCC or GND
VCC = Max
-40
µA
Com.
Ind.
40
45
mA
mA
ICC1
ICC2
ICC3
Power Supply Current, Standby
Std Mode
VIN = 0, VCC
Power Supply Current,
Power-down Mode
VCC = Max
VIN = 0, VCC
“PD” Mode
Std Mode
0.75
5.0
mA
Com.
Ind.
25
30
mA
mA
V
Reduced-power Mode
Supply Current, Standby
VCC = Max
VIN = 0, VCC
(2)
VIL
VIH
Input Low Voltage
Input High Voltage
-0.3
2.0
0.8
VCCINT + 0.3
0.45
V
Com.
Ind.
V
V
IN = VIH or VIL
Output Low Voltage (TTL)
VCC = MIN, IOL = 8 mA
0.45
VOL
Com.
Ind.
0.2
V
V
VIN = VIH or VIL
VCC = MIN, IOL = 0.1 mA
Output Low Voltage (CMOS)
0.2
VIN = VIH or VIL
VCC = MIN, IOH = 2.0 mA
Output High Voltage (TTL)
2.4
V
VOH
V
IN = VIH or VIL
Output High Voltage (CMOS)
VCCIO - 0.2
VCCIO = MIN, IOH = -0.1 mA
Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.
2. ICC3 refers to the current in the reduced-power mode when macrocell reduced-power is turned on.
12
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
10. Timing Model
Figure 10-1. Timing Model
Internal Output
Enable Delay
t
IOE
Global Control
Delay
Input
Delay
t
GLOB
Register
Delay
Cascade Logic
Delay
t
IN
Output
Delay
Logic Array
Delay
t
t
SU
PEXP
Switch
Matrix
t
H
t
t
t
OD1
t
t
t
t
LAD
PRE
OD2
t
UIM
CLR
OD3
Register Control
Delay
RD
t
XZ
t
COMB
t
t
t
ZX1
t
t
LAC
FSU
ZX2
t
t
IC
Fast Input
Delay
FH
ZX3
t
EN
t
FIN
Foldback Term
Delay
I/O
Delay
t
SEXP
t
IO
11. Input Test Waveforms and Measurement Levels
Figure 11-1. Input Test Waveforms and Measurement Levels
tR, tF = 1.5 ns typical
12. Output AC Test Loads
Figure 12-1. Output AC Test Loads
3.0V
R1 = 703Ω
OUTPUT
PIN
R2 = 8060Ω
CL = 35 pF
13
1615J–PLD–01/06
13. AC Characteristics
Table 13-1. AC Characteristics (1)
-15
-20
Symbol
tPD1
tPD2
tSU
Parameter
Min
3
Max
15
Min
Max
20
Units
ns
Input or Feedback to Non-registered Output
I/O Input or Feedback to Non-registered Feedback
Global Clock Setup Time
3
12
16
ns
11
0
16
0
ns
tH
Global Clock Hold Time
ns
tFSU
tFH
tCOP
tCH
Global Clock Setup Time of Fast Input
Global Clock Hold Time of Fast Input
Global Clock to Output Delay
Global Clock High Time
3
3
ns
1
1.5
MHz
ns
8
10
20
5
5
4
4
6
6
4
5
ns
tCL
Global Clock Low Time
ns
tASU
tAH
Array Clock Setup Time
ns
Array Clock Hold Time
ns
tACOP
tACH
tACL
tCNT
fCNT
tACNT
fACNT
fMAX
tIN
Array Clock Output Delay
Array Clock High Time
15
ns
6
6
8
8
ns
Array Clock Low Time
ns
Minimum Clock Global Period
Maximum Internal Global Clock Frequency
Minimum Array Clock Period
Maximum Internal Array Clock Frequency
Maximum Clock Frequency
Input Pad and Buffer Delay
I/O Input Pad and Buffer Delay
Fast Input Delay
13
13
16
16
ns
76.9
66
MHz
ns
76.9
100
66
MHz
MHz
ns
83.3
2
2
2
8
1
6
6
3
2
2
tIO
ns
tFIN
2
ns
tSEXP
tPEXP
tLAD
tLAC
tIOE
Foldback Term Delay
10
1
ns
Cascade Logic Delay
ns
Logic Array Delay
7
ns
Logic Control Delay
7
ns
Internal Output Enable Delay
3
ns
Output Buffer and Pad Delay
(Slow slew rate = OFF;
VCC = 3.3V; CL = 35 pF)
tOD1
tZX1
tZX2
5
7
7
5
9
9
ns
ns
ns
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO = 5.0V; CL = 35 pF)
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO = 3.3V; CL = 35 pF)
14
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
Table 13-1. AC Characteristics (Continued)(1)
-15
-20
Symbol
Parameter
Min
Max
10
6
Min
Max
11
7
Units
Output Buffer Enable Delay
(Slow slew rate = ON;
VCCIO = 5.0V/3.3V; CL = 35 pF)
tZX3
ns
tXZ
Output Buffer Disable Delay (CL = 5 pF)
Register Setup Time
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tSU
4
4
2
2
5
5
2
2
tH
Register Hold Time
tFSU
tFH
Register Setup Time of Fast Input
Register Hold Time of Fast Input
Register Delay
tRD
1
1
2
2
tCOMB
tIC
Combinatorial Delay
Array Clock Delay
6
7
tEN
Register Enable Time
Global Control Delay
6
7
tGLOB
tPRE
tCLR
tUIM
tRPA
1
1
Register Preset Time
Register Clear Time
4
5
4
5
Switch Matrix Delay
2
2
Reduced-power Adder(2)
13
14
Notes: 1. See ordering information for valid part numbers.
15
1615J–PLD–01/06
14. Power-down Mode
The ATF1502ASV includes an optional pin-controlled power-down feature. When this mode is
enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply cur-
rent is reduced to less than 3 mA. During power-down, all output data and internal logic states
are latched and held. Therefore, all registered and combinatorial output data remain valid. Any
outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all
input signals except the power-down pin are blocked. Input and I/O hold latches remain active to
ensure that pins do not float to indeterminate levels, further reducing system power. The power-
down pin feature is enabled in the logic design file. Designs using the power-down pin may not
use the PD pin logic array input. However, all other PD pin macrocell resources may still be
used, including the buried feedback and foldback product term array inputs.
Table 14-1. Power-down AC Characteristics(1)(2)
-15
-20
Symbol
tIVDH
Parameter
Min
15
Max
Min
20
Max
Units
ns
Valid I, I/O before PD High
Valid OE(2) before PD High
Valid Clock(2) before PD High
I, I/O Don’t Care after PD High
OE(2) Don’t Care after PD High
Clock(2) Don’t Care after PD High
PD Low to Valid I, I/O
tGVDH
tCVDH
tDHIX
15
20
ns
15
20
ns
25
25
25
1
30
30
30
1
ns
tDHGX
tDHCX
tDLIV
ns
ns
µs
tDLGV
tDLCV
tDLOV
PD Low to Valid OE(2)
1
1
µs
PD Low to Valid Clock(2)
1
1
µs
PD Low to Valid Output
1
1
µs
Notes: 1. For slow slew outputs, add tSSO
.
2. Pin or product term.
16
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
15. ATF1502ASV Dedicated Pinouts
Figure 15-1. ATF1502ASV Dedicated Pinouts
44-lead
TQFP
44-lead
J-lead
Dedicated Pin
INPUT/OE2/GCLK2
INPUT/GCLR
INPUT/OE1
40
2
39
1
38
44
INPUT/GCLK1
I/O / GCLK3
37
43
35
41
I/O / PD (1,2)
I/O / TDI (JTAG)
I/O / TMS (JTAG)
I/O / TCK (JTAG)
I/O / TDO (JTAG)
GND
5, 19
11, 25
1
7
7
13
26
32
32
4, 16, 24, 36
9, 17, 29, 41
36
38
10, 22, 30, 42
3, 15, 23, 35
36
VCCI
# of Signal Pins
# User I/O Pins
32
32
OE (1, 2)
Global OE pins
Global Clear pin
GCLR
GCLK (1, 2, 3)
PD (1, 2)
Global Clock pins
Power-down pins
TDI, TMS, TCK, TDO
JTAG pins used for boundary-scan
testing or in-system programming
GND
VCCI
Ground pins
VCC pins for the device (+3.3V)
17
1615J–PLD–01/06
Figure 15-2. ATF1502ASV I/O Pinouts
MC
1
PLC
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
44-lead PLCC
44-lead TQFP
4
42
43
44
1
2
5
3
6
4/TDI
5
7
8
2
6
9
3
7/PD1
8
11
12
13
14
16
17
18
19
20
21
41
40
39
38
37
36
34
33
32
31
29
28
27
26
25
24
5
6
9/TMS
10
7
8
11
10
11
12
13
14
15
35
34
33
32
31
30
28
27
26
25
23
22
21
20
19
18
12
13
14
15
16
17
18
19
20/TDO
21
22
23
24
25/TCK
26
27
28
29
30
31/PD2
32
18
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
SUPPLY CURRENT VS. SUPPLY VOLTAGE
ASV VERSION (TA = 25°C, F = 0)
OUTPUT SOURCE CURRENT VS. SUPPLY
VOLTAGE
(VOH = 2.4V, TA = 25°C)
70
60
50
40
30
20
10
0
0
-2
STANDARD POWER
-4
-6
-8
-10
-12
-14
-16
REDUCED POWER
2.75
3.00
3.25
3.50
3.75
4.00
3
3.1
3.2
3.3
3.4
3.5
3.6
SUPPLY VOLTAGE (V)
VCC (V)
SUPPLY CURRENT VS. SUPPLY VOLTAGE
SUPPLY CURRENT VS. SUPPLY VOLTAGE
PIN-CONTROLLED POWER-DOWN MODE (TA = 25°C, F = 0)
ASVL (LOW-POWER) VERSION (TA = 25°C, F = 0)
5
4
3
2
1
0
14
12
10
8
TBD
TBD
6
4
2
0
3
3.1
3.2
3.3
3.4
3.5
3.6
3
3.1
3.2
3.3
3.4
3.5
3.6
VCC (V)
VCC (V)
SUPPLY CURRENT VS. FREQUENCY
ASVL (LOW POWER) VERSION (TA = 25°C)
SUPPLY CURRENT VS. FREQUENCY
ASV VERSION (TA = 25°C)
80.0
70.0
60.0
50.0
40.0
30.0
20.0
10.0
0.0
80.0
70.0
60.0
50.0
40.0
30.0
20.0
10.0
0.0
STANDARD POWER
STANDARD POWER
REDUCED POWER
REDUCED POWER
0.00
20.00
40.00
60.00
80.00
100.00
0.00
5.00
10.00
15.00
20.00
25.00
FREQUENCY (MHz)
FREQUENCY (MHz)
19
1615J–PLD–01/06
OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE
(VCC = 3.3V, TA = 25°C)
OUTPUT SOURCE CURRENT VS. OUTPUT
VOLTAGE
(VCC = 3.3V, TA = 25°C)
100
80
60
40
20
0
10
0
-10
-20
-30
-40
-50
-60
-70
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0
0.5
1
1.5
2
2.5
3
3.5
4
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE
(VOL = 0.5V, TA = 25°C)
INPUT CURRENT VS. INPUT VOLTAGE
(VCC = 3.3V, TA = 25°C)
40
15
10
5
35
30
25
20
0
-5
-10
2.75
3.00
3.25
3.50
3.75
4.00
0
0.5
1
1.5
2
2.5
3
3.5
SUPPLY VOLTAGE (V)
INPUT VOLTAGE (V)
INPUT CLAMP CURRENT VS. INPUT VOLTAGE
(VCC = 3.3V, TA = 25°C)
0
-20
-40
-60
-80
-100
-1
-0.9
-0.8
-0.7
-0.6
-0.5
-0.4
-0.3
-0.2
-0.1
0
INPUT VOLTAGE (V)
20
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
16. Ordering Information
16.1 Standard Package Options
tPD
tCO1
(ns)
fMAX
(ns)
(MHz)
Ordering Code
Package
Operation Range
ATF1502ASV-15AC44
ATF1502ASV-15JC44
ATF1502ASV-15AI44
ATF1502ASV-15JI44
ATF1502ASV-20AC44
ATF1502ASV-20JC44
44A
44J
Commercial
15
15
20
20
8
8
100
100
(0°C to 70°C)
44A
44J
Industrial
(-40°C to +85°C)
44A
44J
Commercial
12
12
83.3
83.3
(0°C to 70°C)
ATF1502ASV-20AI44
ATF1502ASV-20JI44
44A
44J
Industrial
(-40°C to +85°C)
Notes: 1. The last-time buy date was September 30, 2005 for shaded parts.
2. In 2004, Atmel briefly offered lead-free ATF1502ASV-15JJ44. This part is now discontinued and replaced by
ATF1502ASV-15JU44, which is both lead- and Halide-free.
16.2 Green Package Options (Pb/Halide-free/RoHS Compliant)
tPD
tCO1
(ns)
fMAX
(ns)
(MHz)
Ordering Code
Package
Operation Range
ATF1502ASV-15AU44
ATF1502ASV-15JU44
44A
44J
Industrial
15
8
100
(-40°C to +85°C)
16.3 Using “C” Product for Industrial
There is very little risk in using “C” devices for industrial applications because the VCC conditions for 3.3V products are
the same for commercial and industrial (there is only 15°C difference at the high end of the temperature range). To use
commercial product for industrial temperature ranges, de-rate ICC by 15%.
Package Type
44A
44J
44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44-lead, Plastic J-leaded Chip Carrier OTP (PLCC)
21
1615J–PLD–01/06
17. Packaging Information
17.1 44A – TQFP
PIN 1
B
PIN 1 IDENTIFIER
E1
E
e
D1
D
C
0˚~7˚
A2
A
A1
L
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
–
MAX
1.20
NOM
NOTE
SYMBOL
A
–
–
A1
A2
D
0.05
0.95
11.75
9.90
11.75
9.90
0.30
0.09
0.45
0.15
1.00
12.00
10.00
12.00
10.00
–
1.05
12.25
D1
E
10.10 Note 2
12.25
Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum
plastic body size dimensions including mold mismatch.
E1
B
10.10 Note 2
0.45
C
–
0.20
3. Lead coplanarity is 0.10 mm maximum.
L
–
0.75
e
0.80 TYP
10/5/2001
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)
44A
B
R
22
ATF1502ASV
1615J–PLD–01/06
ATF1502ASV
17.2 44J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
IDENTIFIER
D2/E2
E1
E
B1
B
e
A2
A1
D1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
4.191
MAX
4.572
3.048
–
NOM
NOTE
SYMBOL
A
–
A1
A2
D
2.286
–
0.508
–
17.399
16.510
17.399
16.510
–
17.653
D1
E
–
16.662 Note 2
17.653
–
Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
E1
–
16.662 Note 2
16.002
D2/E2 14.986
–
B
0.660
0.330
–
–
0.813
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
B1
e
0.533
1.270 TYP
10/04/01
DRAWING NO. REV.
44J
TITLE
2325 Orchard Parkway
San Jose, CA 95131
44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)
B
R
23
1615J–PLD–01/06
17.3 Revision History
Version Number/Release Date Comments
Revision I – June 2005
Added Green package options
Updated ATF1502ASV-15JC44 to last-time buy status
Revision J – January 2006
24
ATF1502ASV
1615J–PLD–01/06
Atmel Corporation
Atmel Operations
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Memory
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Regional Headquarters
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
1615J–PLD–01/06
相关型号：
ATF1502SE(L)
ATF1502/04/08/16SE(L) Preliminary [Updated 9/02. 69 Pages] Second Generation Industry Compatible 5V Logic Doubling CPLDs 32-512 Macrocells. standard & low power w/ISP
ETC
ATF1502SE-10AC44
EE PLD, 10ns, 32-Cell, CMOS, PQFP44, 10 X 10 MM, 0.8 MM PITCH, PLASTIC, TQFP-44
ATMEL
ATF1502SE-10AI44
EE PLD, 10ns, 32-Cell, CMOS, PQFP44, 10 X 10 MM, 0.8 MM PITCH, PLASTIC, TQFP-44
ATMEL
©2020 ICPDF网 联系我们和版权申明