AT91SAM9G20B-CFU [ATMEL]
AT91 ARM Thumb Microcontrollers; AT91 ARM的Thumb微控制器
| 型号： | AT91SAM9G20B-CFU |
| 厂家： | 
ATMEL |
| 描述： | AT91 ARM Thumb Microcontrollers |
| 文件： | 总42页 (文件大小：909K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Incorporates the ARM926EJ-S™ ARM® Thumb® Processor
– DSP Instruction Extensions, ARM Jazelle® Technology for Java® Acceleration
– 32-KByte Data Cache, 32-KByte Instruction Cache, Write Buffer
– CPU Frequency 400 MHz
– Memory Management Unit
– EmbeddedICE™, Debug Communication Channel Support
• Additional Embedded Memories
– One 64-KByte Internal ROM, Single-cycle Access at Maximum Matrix Speed
– Two 16-KByte Internal SRAM, Single-cycle Access at Maximum Matrix Speed
• External Bus Interface (EBI)
– Supports SDRAM, Static Memory, ECC-enabled NAND Flash and CompactFlash®
• USB 2.0 Full Speed (12 Mbits per second) Device Port
– On-chip Transceiver, 2,432-byte Configurable Integrated DPRAM
• USB 2.0 Full Speed (12 Mbits per second) Host and Double Port
– Single or Dual On-chip Transceivers
AT91 ARM
Thumb
Microcontrollers
– Integrated FIFOs and Dedicated DMA Channels
• Ethernet MAC 10/100 Base T
– Media Independent Interface or Reduced Media Independent Interface
– 128-byte FIFOs and Dedicated DMA Channels for Receive and Transmit
• Image Sensor Interface
AT91SAM9G20
Summary
– ITU-R BT. 601/656 External Interface, Programmable Frame Capture Rate
– 12-bit Data Interface for Support of High Sensibility Sensors
– SAV and EAV Synchronization, Preview Path with Scaler, YCbCr Format
• Bus Matrix
– Six 32-bit-layer Matrix
– Boot Mode Select Option, Remap Command
• Fully-featured System Controller, including
– Reset Controller, Shutdown Controller
– Four 32-bit Battery Backup Registers for a Total of 16 Bytes
– Clock Generator and Power Management Controller
– Advanced Interrupt Controller and Debug Unit
– Periodic Interval Timer, Watchdog Timer and Real-time Timer
• Reset Controller (RSTC)
– Based on a Power-on Reset Cell, Reset Source Identification and Reset Output
Control
• Clock Generator (CKGR)
– Selectable 32,768 Hz Low-power Oscillator or Internal Low Power RC Oscillator on
Battery Backup Power Supply, Providing a Permanent Slow Clock
– 3 to 20 MHz On-chip Oscillator, One up to 800 MHz PLL and One up to 100 MHz PLL
• Power Management Controller (PMC)
– Very Slow Clock Operating Mode, Software Programmable Power Optimization
Capabilities
– Two Programmable External Clock Signals
• Advanced Interrupt Controller (AIC)
NOTE: This is a summary document.
The complete document is available on
the Atmel website at www.atmel.com.
– Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
– Three External Interrupt Sources and One Fast Interrupt Source, Spurious
Interrupt Protected
• Debug Unit (DBGU)
– 2-wire UART and Support for Debug Communication Channel, Programmable ICE
Access Prevention
– Mode for General Purpose 2-wire UART Serial Communication
6384DS–ATARM–13-Jan-10
• Periodic Interval Timer (PIT)
– 20-bit Interval Timer plus 12-bit Interval Counter
• Watchdog Timer (WDT)
– Key-protected, Programmable Only Once, Windowed 16-bit Counter Running at Slow Clock
• Real-time Timer (RTT)
– 32-bit Free-running Backup Counter Running at Slow Clock with 16-bit Prescaler
• One 4-channel 10-bit Analog-to-Digital Converter
• Three 32-bit Parallel Input/Output Controllers (PIOA, PIOB, PIOC)
– 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
– Input Change Interrupt Capability on Each I/O Line
– Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
– All I/O Lines are Schmitt Trigger Inputs
• Peripheral DMA Controller Channels (PDC)
• One Two-slot MultiMedia Card Interface (MCI)
– SDCard/SDIO and MultiMediaCard™ Compliant
– Automatic Protocol Control and Fast Automatic Data Transfers with PDC
• One Synchronous Serial Controller (SSC)
– Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
– I²S Analog Interface Support, Time Division Multiplex Support
– High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
• Four Universal Synchronous/Asynchronous Receiver Transmitters (USART)
– Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manchester Encoding/Decoding
– Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
– Full Modem Signal Control on USART0
• Two 2-wire UARTs
• Two Master/Slave Serial Peripheral Interfaces (SPI)
– 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
– Synchronous Communications
• Two Three-channel 16-bit Timer/Counters (TC)
– Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
– Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
– High-Drive Capability on Outputs TIOA0, TIOA1, TIOA2
• One Two-wire Interface (TWI)
– Compatible with Standard Two-wire Serial Memories
– One, Two or Three Bytes for Slave Address
– Sequential Read/Write Operations
– Master, Multi-master and Slave Mode Operation
– Bit Rate: Up to 400 Kbits
– General Call Supported in Slave Mode
– Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers in Master Mode
• IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins
• Required Power Supplies
– 0.9V to 1.1V for VDDBU, VDDCORE, VDDPLL
– 1.65 to 3.6V for VDDOSC
– 1.65V to 3.6V for VDDIOP (Peripheral I/Os)
– 3.0V to 3.6V for VDDUSB
– 3.0V to 3.6V VDDANA (Analog-to-digital Converter)
– Programmable 1.65V to 1.95V or 3.0V to 3.6V for VDDIOM (Memory I/Os)
• Available in a 217-ball LFBGA and 247-ball TFBGA RoHS-compliant Package
2
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
1. Description
The AT91SAM9G20 is based on the integration of an ARM926EJ-S processor with fast ROM
and RAM memories and a wide range of peripherals.
The AT91SAM9G20 embeds an Ethernet MAC, one USB Device Port, and a USB Host control-
ler. It also integrates several standard peripherals, such as the USART, SPI, TWI, Timer
Counters, Synchronous Serial Controller, ADC and MultiMedia Card Interface.
The AT91SAM9G20 is architectured on a 6-layer matrix, allowing a maximum internal bandwidth
of six 32-bit buses. It also features an External Bus Interface capable of interfacing with a wide
range of memory devices.
The AT91SAM9G20 is an enhancement of the AT91SAM9260 with the same peripheral fea-
tures. It is pin-to-pin compatible with the exception of power supply pins. Speed is increased to
reach 400 MHz on the ARM core and 133 MHz on the system bus and EBI.
3
6384DS–ATARM–13-Jan-10
2. AT91SAM9G20 Block Diagram
Figure 2-1. AT91SAM9G20 Block Diagram
F F i l t e r
4
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
3. Signal Description
Table 3-1.
Signal Description List (Continued)
Active
Signal Name
Function
Type
Level
Comments
Power Supplies
VDDIOM
VDDIOP
VDDBU
EBI I/O Lines Power Supply
Peripherals I/O Lines Power Supply
Backup I/O Lines Power Supply
Analog Power Supply
PLL Power Supply
Power
Power
Power
Power
Power
Power
Power
Power
Ground
Ground
Ground
Ground
Ground
1.65V to 1.95V or 3.0V to 3.6V
1.65V to 3.6V
0.9V to 1.1V
VDDANA
VDDPLL
VDDOSC
VDDCORE
VDDUSB
GND
3.0V to 3.6V
0.9V to 1.1V
Oscillator Power Supply
Core Chip Power Supply
USB Power Supply
Ground
1.65V to 3.6V
0.9V to 1.1V
1.65V to 3.6V
GNDANA
GNDBU
GNDUSB
GNDPLL
Analog Ground
Backup Ground
USB Ground
PLL Ground
Clocks, Oscillators and PLLs
XIN
Main Oscillator Input
Input
Output
Input
XOUT
XIN32
XOUT32
Main Oscillator Output
Slow Clock Oscillator Input
Slow Clock Oscillator Output
Output
Accepts between 0V and
VDDBU.
OSCSEL
Slow Clock Oscillator Selection
Programmable Clock Output
Input
PCK0 - PCK1
Output
Shutdown, Wakeup Logic
SHDN
WKUP
Shutdown Control
Wake-up Input
Output
Accepts between 0V and
VDDBU.
Input
ICE and JTAG
NTRST
TCK
Test Reset Signal
Test Clock
Input
Input
Low
Pull-up resistor
No pull-up resistor
No pull-up resistor
TDI
Test Data In
Input
TDO
TMS
Test Data Out
Test Mode Select
Output
Input
No pull-up resistor
Pull-down resistor. Accepts
between 0V and VDDBU.
JTAGSEL
RTCK
JTAG Selection
Input
Return Test Clock
Output
5
6384DS–ATARM–13-Jan-10
Table 3-1.
Signal Description List (Continued)
Active
Level
Signal Name
Function
Type
Comments
Reset/Test
NRST
TST
Microcontroller Reset
Test Mode Select
I/O
Low
Pull-up resistor
Pull-down resistor. Accepts
between 0V and VDDBU.
Input
No pull-up resistor
BMS
Boot Mode Select
Input
BMS = 0 when tied to GND.
BMS = 1 when tied to VDDIOP.
Debug Unit - DBGU
DRXD
DTXD
Debug Receive Data
Debug Transmit Data
Input
Output
Advanced Interrupt Controller - AIC
IRQ0 - IRQ2
FIQ
External Interrupt Inputs
Fast Interrupt Input
Input
Input
PIO Controller - PIOA - PIOB - PIOC
PA0 - PA31
PB0 - PB31
PC0 - PC31
Parallel IO Controller A
I/O
I/O
I/O
Pulled-up input at reset
Pulled-up input at reset
Pulled-up input at reset
Parallel IO Controller B
Parallel IO Controller C
External Bus Interface - EBI
D0 - D31
A0 - A25
NWAIT
Data Bus
I/O
Pulled-up input at reset
0 at reset
Address Bus
Output
Input
External Wait Signal
Low
Static Memory Controller - SMC
NCS0 - NCS7
NWR0 - NWR3
NRD
Chip Select Lines
Write Signal
Output
Low
Low
Low
Low
Low
Output
Read Signal
Output
Output
NWE
Write Enable
NBS0 - NBS3
Byte Mask Signal
Output
CompactFlash Support
CFCE1 - CFCE2
CFOE
CompactFlash Chip Enable
CompactFlash Output Enable
CompactFlash Write Enable
CompactFlash IO Read
Output
Output
Output
Output
Output
Output
Output
Low
Low
Low
Low
Low
CFWE
CFIOR
CFIOW
CompactFlash IO Write
CFRNW
CompactFlash Read Not Write
CompactFlash Chip Select Lines
CFCS0 - CFCS1
Low
6
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
Table 3-1.
Signal Description List (Continued)
Active
Signal Name
Function
Type
NAND Flash Support
Level
Comments
NANDCS
NANDOE
NANDWE
NANDALE
NANDCLE
NAND Flash Chip Select
Output
Output
Output
Output
Output
Low
Low
Low
Low
Low
NAND Flash Output Enable
NAND Flash Write Enable
NAND Flash Address Latch Enable
NAND Flash Command Latch Enable
SDRAM Controller
SDCK
SDRAM Clock
Output
Output
Output
Output
Output
Output
Output
SDCKE
SDCS
SDRAM Clock Enable
SDRAM Controller Chip Select
Bank Select
High
Low
BA0 - BA1
SDWE
SDRAM Write Enable
Row and Column Signal
SDRAM Address 10 Line
Low
Low
RAS - CAS
SDA10
Multimedia Card Interface MCI
MCCK
Multimedia Card Clock
Output
I/O
MCCDA
Multimedia Card Slot A Command
Multimedia Card Slot A Data
Multimedia Card Slot B Command
Multimedia Card Slot B Data
MCDA0 - MCDA3
MCCDB
I/O
I/O
MCDB0 - MCDB3
I/O
Universal Synchronous Asynchronous Receiver Transmitter USARTx
SCKx
TXDx
RXDx
RTSx
CTSx
DTR0
DSR0
DCD0
RI0
USARTx Serial Clock
I/O
I/O
USARTx Transmit Data
USARTx Receive Data
USARTx Request To Send
USARTx Clear To Send
USART0 Data Terminal Ready
USART0 Data Set Ready
USART0 Data Carrier Detect
USART0 Ring Indicator
Input
Output
Input
Output
Input
Input
Input
Synchronous Serial Controller - SSC
TD
RD
TK
RK
TF
RF
SSC Transmit Data
Output
Input
I/O
SSC Receive Data
SSC Transmit Clock
SSC Receive Clock
I/O
SSC Transmit Frame Sync
SSC Receive Frame Sync
I/O
I/O
7
6384DS–ATARM–13-Jan-10
Table 3-1.
Signal Description List (Continued)
Active
Level
Signal Name
Function
Type
Comments
Timer/Counter - TCx
TC Channel x External Clock Input
TCLKx
TIOAx
TIOBx
Input
I/O
TC Channel x I/O Line A
TC Channel x I/O Line B
I/O
Serial Peripheral Interface - SPIx_
SPIx_MISO
Master In Slave Out
I/O
I/O
SPIx_MOSI
Master Out Slave In
SPIx_SPCK
SPI Serial Clock
I/O
SPIx_NPCS0
SPI Peripheral Chip Select 0
SPI Peripheral Chip Select
I/O
Low
Low
SPIx_NPCS1-SPIx_NPCS3
Output
Two-Wire Interface
TWD
Two-wire Serial Data
Two-wire Serial Clock
I/O
I/O
TWCK
USB Host Port
HDPA
HDMA
HDPB
HDMB
USB Host Port A Data +
USB Host Port A Data -
USB Host Port B Data +
USB Host Port B Data -
Analog
Analog
Analog
Analog
USB Device Port
Ethernet 10/100
DDM
DDP
USB Device Port Data -
USB Device Port Data +
Analog
Analog
ETXCK
ERXCK
ETXEN
ETX0-ETX3
ETXER
ERXDV
ERX0-ERX3
ERXER
ECRS
Transmit Clock or Reference Clock
Receive Clock
Input
Input
Output
Output
Output
Input
Input
Input
Input
Input
Output
I/O
MII only, REFCK in RMII
MII only
Transmit Enable
Transmit Data
ETX0-ETX1 only in RMII
MII only
Transmit Coding Error
Receive Data Valid
Receive Data
RXDV in MII, CRSDV in RMII
ERX0-ERX1 only in RMII
Receive Error
Carrier Sense and Data Valid
Collision Detect
MII only
MII only
ECOL
EMDC
Management Data Clock
Management Data Input/Output
EMDIO
8
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
Table 3-1.
Signal Description List (Continued)
Active
Signal Name
Function
Type
Image Sensor Interface
Level
Comments
ISI_D0-ISI_D11
ISI_MCK
Image Sensor Data
Input
Output
Input
Image Sensor Reference Clock
ISI_HSYNC
ISI_VSYNC
ISI_PCK
Image Sensor Horizontal Synchro
Image Sensor Vertical Synchro
Image Sensor Data clock
Input
Input
Analog to Digital Converter
AD0-AD3
ADVREF
ADTRG
Analog Inputs
Analog
Analog
Input
Digital pulled-up inputs at reset
Analog Positive Reference
ADC Trigger
Note:
No PLLRCA line present on the AT91SAM9G20.
4. Package and Pinout
• The AT91SAM9G20 is available in a 217-ball, 15 x 15 mm, LFBGA package (0.8 mm pitch)
(Figure 4-1).
• The AT91SAM9G20 is available in a 247-ball, 10 x 10 x 1.1 mm, TFBGA Green package, ,
(0.5 mm pitch) (Figure 4-2).
4.1
217-ball LFBGA Package Outline
Figure 4-1 shows the orientation of the 217-ball LFBGA package.
A detailed mechanical description is given in the section “AT91SAM9G20 Mechanical Charac-
teristics” of the product datasheet.
Figure 4-1.
217-ball LFBGA Package (Top View)
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
A B C D E F G H
J K L M N P R T U
Ball A1
9
6384DS–ATARM–13-Jan-10
4.2
217-ball LFBGA Pinout
Table 4-1.
Pinout for 217-ball LFBGA Package
Pin
A1
Signal Name
CFIOW/NBS3/NWR3
Pin
D5
Signal Name
A5
Pin
J14
J15
J16
J17
K1
Signal Name
TDO
Pin
P17
R1
Signal Name
PB5
A2
NBS0/A0
D6
GND
PB19
TDI
NC
A3
NWR2/NBS2/A1
D7
A10
R2
GNDANA
PC29
VDDANA
PB12
PB23
GND
A4
A6
D8
GND
PB16
PC24
PC20
D15
R3
A5
A8
D9
VDDCORE
GNDUSB
VDDIOM
GNDUSB
DDM
R4
A6
A11
D10
D11
D12
D13
D14
D15
D16
D17
E1
K2
R5
A7
A13
K3
R6
A8
BA0/A16
K4
PC21
GND
R7
A9
A18
K8
R8
PB26
PB28
PA0
A10
A11
A12
A13
A14
A15
A16
A17
B1
A21
HDPB
NC
K9
GND
R9
A22
K10
K14
K15
K16
K17
L1
GND
R10
R11
R12
R13
R14
R15
R16
R17
T1
CFWE/NWE/NWR0
VDDBU
XIN32
D10
PB4
PA4
CFOE/NRD
NCS0
PC5
PB17
GND
PA5
PA10
PA21
PA23
PA24
PA29
NC
E2
D5
PB15
GND
PC6
E3
D3
PC4
E4
D4
L2
PC26
PC25
VDDOSC
PA28
PB9
SDCK
CFIOR/NBS1/NWR1
SDCS/NCS1
SDA10
A3
E14
E15
E16
E17
F1
HDPA
HDMA
GNDBU
XOUT32
D13
L3
B2
L4
B3
L14
L15
L16
L17
M1
M2
M3
M4
M14
M15
M16
M17
N1
T2
GNDPLL
PC0
B4
T3
B5
PB8
T4
PC1
B6
A7
F2
SDWE
D6
PB14
VDDCORE
PC31
GND
T5
PB10
PB22
GND
B7
A12
F3
T6
B8
A15
F4
GND
T7
B9
A20
F14
F15
F16
F17
G1
OSCSEL
BMS
T8
PB29
PA2
B10
B11
B12
B13
B14
B15
B16
B17
C1
NANDWE
PC7
PC22
PB1
T9
JTAGSEL
TST
T10
T11
T12
T13
T14
T15
T16
T17
U1
PA6
PC10
PC13
PC11
PC14
PC8
PB2
PA8
PC15
D7
PB3
PA11
VDDCORE
PA20
GND
G2
PB7
G3
SDCKE
VDDIOM
GND
XIN
G4
N2
VDDPLL
PC23
PC27
PA31
PA30
PB0
WKUP
D8
G14
G15
G16
G17
H1
N3
PA22
PA27
GNDPLL
ADVREF
PC2
NRST
RTCK
TMS
N4
C2
D1
N14
N15
N16
N17
P1
C3
CAS
U2
C4
A2
PC18
D14
U3
C5
A4
H2
PB6
U4
PC3
C6
A9
H3
D12
XOUT
VDDPLL
PC30
PC28
PB11
PB13
PB24
VDDIOP
PB30
PB31
PA1
U5
PB20
PB21
PB25
PB27
PA12
PA13
PA14
PA15
PA19
PA17
PA16
PA18
VDDIOP
C7
A14
H4
D11
P2
U6
C8
BA1/A17
A19
H8
GND
P3
U7
C9
H9
GND
P4
U8
C10
C11
C12
C13
C14
C15
C16
C17
D1
NANDOE
PC9
H10
H14
H15
H16
H17
J1
GND
P5
U9
VDDCORE
TCK
P6
U10
U11
U12
U13
U14
U15
U16
U17
PC12
DDP
P7
NTRST
PB18
PC19
PC17
VDDIOM
PC16
GND
P8
HDMB
NC
P9
P10
P11
P12
P13
P14
P15
P16
VDDUSB
SHDN
D9
J2
J3
PA3
J4
PA7
D2
D2
J8
PA9
D3
RAS
J9
GND
PA26
PA25
D4
D0
J10
GND
10
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
4.3
247-ball TFBGA Package Outline
Figure 4-2 shows the orientation of the 247-ball TFBGA package.
A detailed mechanical description is given in the section “AT91SAM9G20 Mechanical Charac-
teristics” of the product datasheet.
Figure 4-2.
247-ball TFBGA Package (Bottom View)
Ball A1
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
11
6384DS–ATARM–13-Jan-10
4.4
247-ball TFBGA Package Pinout
Table 4-2.
Pinout for 247-ball TFBGA Package
Pin
A1
Signal Name
D13
Pin
F7
Signal Name
Pin
K10
K11
K12
K13
K14
K15
K17
K18
L2
Signal Name
GND
Pin
P17
P18
R2
Signal Name
RTCK
PB16
GND
PB29
PB26
PB27
PA5
CFIOR/NBS1/NWR1
SDA10
NBS0/A0
A6
A2
D12
F8
VDDIOM
GND
A12
A14
A16
A18
A19
B1
A9
F9
A13
F10
F11
F12
F13
F14
F15
F16
F17
F18
G2
GND
R3
A20
A12
XOUT32
XIN32
HDPA
HDMA
NC
R5
A22
A15
R6
NANDOE
BA1/A17
PC10
R7
D15
R8
GND
PA12
GND
PA19
PA26
PB1
B2
D14
PC14
R9
B3
D10
VDDUSB
PC9
L3
NC
R10
R11
R12
R13
R14
R15
R17
R18
T2
B4
D9
L5
ADVREF
PC2
B5
D7
PC12
L6
B6
D3
PC26
L7
GND
B7
D2
G3
PC25
L8
GND
GND
PB7
B8
RAS
G5
PC24
L9
GND
B9
CAS
G6
PC21
L10
L11
L12
L13
L14
L15
L17
L18
M2
GND
PB14
PB9
B10
B11
B13
B15
B17
B19
C2
NWR2/NBS2/A1
G8
VDDCORE
A5
VDDCORE
GND
A3
G9
PA1
A10
G10
G11
G12
G14
G15
G17
G18
H2
VDDCORE
VDDCORE
VDDCORE
PC13
OSCSEL
GNDBU
GND
T3
PB10
PB19
PB17
GNDANA
PB21
PB28
PB31
PA4
A18
T17
T18
U2
A21
VDDUSB
NRST
TCK
PC15
GND
U3
C3
D11
GNDUSB
PC11
PC0
U4
C4
D8
M3
PC1
U5
C5
SDCKE
PC31
M5
PC3
U6
C6
SDWE
H3
PC30
M6
NTRST
GND
U7
PA3
C7
SDCK
H5
PC28
M7
U8
PA9
C8
D1
H6
PC27
M8
GND
U9
GND
PA15
PA21
PA25
PA29
PA27
PA31
GND
PB2
C9
SDCS/NCS1
H7
PC29
M9
GND
U10
U11
U12
U13
U14
U15
U16
U17
U18
V1
C10
C11
C12
C14
C16
C18
D2
A2
H8
GND
M10
M11
M12
M13
M14
M15
M17
M18
N2
PA16
A7
H9
GND
VDDCORE
GND
A11
H10
H11
H12
H13
H14
H15
H17
H18
J2
VDDIOM
VDDIOM
GND
A19
VDDIOP
TST
GNDUSB
CFWE/NWE/NWR0
VDDCORE
SHDW
VDDBU
HDPB
JTAGSEL
PB18
TMS
PC17
PC16
A14
D3
GND
PB12
PB23
PB30
PA2
D13
D15
D17
D19
E2
PB20
PB13
PB11
BMS
NANDWE
CFOE/NRD
NCS0
PC18
PC19
D6
HDMB
VDDOSC
VDDPLL
XOUT
N3
V2
N5
V3
J3
N6
V4
J5
N8
GND
V5
PA8
E3
J6
XIN
N11
N12
N14
N15
N17
N18
P2
PA17
V6
PA10
PA13
VDDIOP
PA14
VDDIOP
PA20
PA22
VDDIOP
PA30
PB0
E5
J7
VDDPLL
GND
PA23
V7
E6
D5
J8
GND
V8
E7
D0
J9
VDDIOM
VDDIOM
VDDIOM
GND
VDDIOP
TDO
V9
E8
CFIOW/NBS3/NWR3
GND
J10
J11
J12
J13
J14
J15
J17
J18
K2
V10
V11
V12
V13
V14
V15
V16
V17
V18
V19
W1
W2
W18
W19
E9
TDI
E10
E11
E12
E13
E14
E15
E16
E18
E19
F2
A4
PB24
PB22
GND
A8
GND
P3
VDDIOM
BA0/A16
PC8
WKUP
DDP
P5
P6
GND
DDM
P7
PA6
GND
PB4
PC4
VDDIOP
GNDPLL
GND
P8
PA7
PC5
P9
PA11
GND
PB6
PC7
K3
P10
P11
P12
P13
P14
P15
GND
PC6
K5
NC
PA18
PB25
PA0
PC22
PC23
PC20
D4
K6
GNDPLL
VDDANA
GND
PA24
F3
K7
PA28
PB8
F5
K8
PB3
PB15
F6
K9
GND
PB5
12
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
5. Power Considerations
5.1
Power Supplies
The AT91SAM9G20 has several types of power supply pins:
• VDDCORE pins: Power the core, including the processor, the embedded memories and the
peripherals; voltage ranges from 0.9V to 1.1V, 1.0V nominal.
• VDDIOM pins: Power the External Bus Interface I/O lines; voltage ranges between 1.65V and
1.95V (1.8V typical) or between 3.0V and 3.6V (3.3V nominal). The voltage range is
selectable by software.
• VDDIOP pins: Power the Peripherals I/O lines; voltage ranges from 1.65V to 3.6V.
• VDDBU pin: Powers the Slow Clock oscillator, the internal RC oscillator and a part of the
System Controller; voltage ranges from 0.9V to 1.1V, 1.0V nominal.
• VDDPLL pin: Powers the PLL cells; voltage ranges from 0.9V to 1.1V.
• VDDOSC pin: Powers the Main Oscillator cells; voltage ranges from 1.65V to 3.6V
• VDDANA pin: Powers the Analog to Digital Converter; voltage ranges from 3.0V to 3.6V, 3.3V
nominal.
• VDDUSB pin: Powers USB transceiver; voltage ranges from 3.0V to 3.6V.
Ground pins GND are common to VDDCORE, VDDIOM, VDDOSC and VDDIOP pins power
supplies. Separated ground pins are provided for VDDBU, VDDPLL, VDDUSB and VDDANA.
These ground pins are respectively GNDBU, GNDPLL, GNDUSB and GNDANA.
5.2
Programmable I/O Lines
The power supplies pins VDDIOM accept two voltage ranges. This allows the device to reach its
maximum speed either out of 1.8V or 3.3V external memories.
The maximum speed is 133 MHz on the pin SDCK (SDRAM Clock) loaded with 10 pF. The other
signals (control, address and data signals) do not go over 66 MHz, loaded with 30 pF for power
supply at 1.8V and 50 pF for power supply at 3.3V.
The EBI I/Os accept two slew rate modes, Fast and Slow. This allows to adapt the rising and fall-
ing time on SDRAM clock, control and data to the bus load.
The voltage ranges and the slew rates are determined by programming VDDIOMSEL and IOSR
bits in the Chip Configuration registers located in the Matrix User Interface.
At reset, the selected voltage defaults to 3.3V nominal and power supply pins can accept either
1.8V or 3.3V. The user must make sure to program the EBI voltage range before getting the
device out of its Slow Clock Mode.
At reset, the selected slew rates defaults are Fast.
13
6384DS–ATARM–13-Jan-10
6. I/O Line Considerations
6.1
JTAG Port Pins
TMS, TDI and TCK are schmitt trigger inputs and have no pull-up resistors.
TDO and RTCK are outputs, driven at up to VDDIOP, and have no pull-up resistor.
The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It
integrates a permanent pull-down resistor of about 15 kΩ to GND, so that it can be left uncon-
nected for normal operations.
The NTRST signal is described in the Reset Pins paragraph.
All the JTAG signals are supplied with VDDIOP.
6.2
6.3
Test Pin
The TST pin is used for manufacturing test purposes when asserted high. It integrates a perma-
nent pull-down resistor of about 15 kΩ to GNDBU, so that it can be left unconnected for normal
operations. Driving this line at a high level leads to unpredictable results.
This pin is supplied with VDDBU.
Reset Pins
NRST is an open-drain output integrating a non-programmable pull-up resistor. It can be driven
with voltage at up to VDDIOP.
NTRST is an input which allows reset of the JTAG Test Access port. It has no action on the
processor.
As the product integrates power-on reset cells, which manages the processor and the JTAG
reset, the NRST and NTRST pins can be left unconnected.
The NRST and NTRST pins both integrate a permanent pull-up resistor of 100 kΩ minimum to
VDDIOP.
The NRST signal is inserted in the Boundary Scan.
6.4
PIO Controllers
All the I/O lines are Schmitt trigger inputs and all the lines managed by the PIO Controllers inte-
grate a programmable pull-up resistor of 75 kΩtypical with the exception of P4 - P31. For details,
refer to the section “AT91SAM9G20 Electrical Characteristics”. Programming of this pull-up
resistor is performed independently for each I/O line through the PIO Controllers.
6.5
6.6
I/O Line Drive Levels
The PIO lines drive current capability is described in the DC Characteristics section of the prod-
uct datasheet.
Shutdown Logic Pins
The SHDN pin is a tri-state output only pin, which is driven by the Shutdown Controller. There is
no internal pull-up. An external pull-up to VDDBU is needed and its value must be higher than 1
MΩ. The resisitor value is calculated according to the regulator enable implementation and the
SHDN level.
The pin WKUP is an input-only. It can accept voltages only between 0V and VDDBU.
14
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
7. Processor and Architecture
7.1
ARM926EJ-S Processor
• RISC Processor Based on ARM v5TEJ Architecture with Jazelle technology for Java
acceleration
• Two Instruction Sets
– ARM High-performance 32-bit Instruction Set
– Thumb High Code Density 16-bit Instruction Set
• DSP Instruction Extensions
• 5-Stage Pipeline Architecture:
– Instruction Fetch (F)
– Instruction Decode (D)
– Execute (E)
– Data Memory (M)
– Register Write (W)
• 32-Kbyte Data Cache, 32-Kbyte Instruction Cache
– Virtually-addressed 4-way Associative Cache
– Eight words per line
– Write-through and Write-back Operation
– Pseudo-random or Round-robin Replacement
• Write Buffer
– Main Write Buffer with 16-word Data Buffer and 4-address Buffer
– DCache Write-back Buffer with 8-word Entries and a Single Address Entry
– Software Control Drain
• Standard ARM v4 and v5 Memory Management Unit (MMU)
– Access Permission for Sections
– Access Permission for large pages and small pages can be specified separately for
each quarter of the page
– 16 embedded domains
• Bus Interface Unit (BIU)
– Arbitrates and Schedules AHB Requests
– Separate Masters for both instruction and data access providing complete Matrix
system flexibility
– Separate Address and Data Buses for both the 32-bit instruction interface and the
32-bit data interface
– On Address and Data Buses, data can be 8-bit (Bytes), 16-bit (Half-words) or 32-bit
(Words)
7.2
Bus Matrix
• 6-layer Matrix, handling requests from 6 masters
• Programmable Arbitration strategy
– Fixed-priority Arbitration
15
6384DS–ATARM–13-Jan-10
– Round-Robin Arbitration, either with no default master, last accessed default master
or fixed default master
• Burst Management
– Breaking with Slot Cycle Limit Support
– Undefined Burst Length Support
• One Address Decoder provided per Master
– Three different slaves may be assigned to each decoded memory area: one for
internal boot, one for external boot, one after remap
• Boot Mode Select
– Non-volatile Boot Memory can be internal or external
– Selection is made by BMS pin sampled at reset
• Remap Command
– Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory
• Allows Handling of Dynamic Exception Vectors
7.2.1
Matrix Masters
The Bus Matrix of the AT91SAM9G20 manages six Masters, which means that each master can
perform an access concurrently with others, according the slave it accesses is available.
Each Master has its own decoder that can be defined specifically for each master. In order to
simplify the addressing, all the masters have the same decodings.
Table 7-1.
Master 0
Master 1
Master 2
Master 3
Master 4
Master 5
List of Bus Matrix Masters
ARM926™ Instruction
ARM926 Data
PDC
ISI Controller
Ethernet MAC
USB Host DMA
7.2.2
Matrix Slaves
Each Slave has its own arbiter, thus allowing to program a different arbitration per Slave.
Table 7-2.
Slave 0
List of Bus Matrix Slaves
Internal SRAM0 16 KBytes
Slave 1
Internal SRAM1 16 KBytes
Internal ROM
Slave 2
USB Host User Interface
External Bus Interface
Internal Peripherals
Slave 3
Slave 4
16
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
7.2.3
Masters to Slaves Access
All the Masters can normally access all the Slaves. However, some paths do not make sense,
like as example allowing access from the Ethernet MAC to the Internal Peripherals. Thus, these
paths are forbidden or simply not wired, and shown “-” in Table 7-3.
Table 7-3.
AT91SAM9G20 Masters to Slaves Access
Master
0 & 1
2
3
4
5
ARM926
Instruction &
Data
Peripheral
DMA
Controller
ISI
Controller
Ethernet
MAC
USB Host
Controller
Slave
Internal SRAM
16 Kbytes
0
1
X
X
X
X
X
X
X
X
X
X
Internal SRAM
16 Kbytes
Internal ROM
X
X
X
X
X
X
X
X
-
-
-
-
-
-
2
UHP User Interface
External Bus Interface
Internal Peripherals
3
4
X
-
X
-
X
-
7.3
Peripheral DMA Controller
• Acting as one Matrix Master
• Allows data transfers from/to peripheral to/from any memory space without any intervention
of the processor.
• Next Pointer Support, forbids strong real-time constraints on buffer management.
• Twenty-four channels
– Two for each USART
– Two for the Debug Unit
– Two for the Serial Synchronous Controller
– Two for each Serial Peripheral Interface
– One for Multimedia Card Interface
– One for Analog-to-Digital Converter
– Two for the Two-wire Interface
The Peripheral DMA Controller handles transfer requests from the channel according to the fol-
lowing priorities (Low to High priorities):
– TWI Transmit Channel
– DBGU Transmit Channel
– USART5 Transmit Channel
– USART4 Transmit Channel
– USART3 Transmit Channel
– USART2 Transmit Channel
– USART1 Transmit Channel
– USART0 Transmit Channel
– SPI1 Transmit Channel
17
6384DS–ATARM–13-Jan-10
– SPI0 Transmit Channel
– SSC Transmit Channel
– TWI Receive Channel
– DBGU Receive Channel
– USART5 Receive Channel
– USART4 Receive Channel
– USART3 Receive Channel
– USART2 Receive Channel
– USART1 Receive Channel
– USART0 Receive Channel
– ADC Receive Channel
– SPI1 Receive Channel
– SPI0 Receive Channel
– SSC Receive Channel
– MCI Transmit/Receive Channel
7.4
Debug and Test Features
• ARM926 Real-time In-circuit Emulator
– Two real-time Watchpoint Units
– Two Independent Registers: Debug Control Register and Debug Status Register
– Test Access Port Accessible through JTAG Protocol
– Debug Communications Channel
• Debug Unit
– Two-pin UART
– Debug Communication Channel Interrupt Handling
– Chip ID Register
• IEEE1149.1 JTAG Boundary-scan on All Digital Pins
18
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
8. Memories
Figure 8-1. AT91SAM9G20 Memory Mapping
Address Memory Space
Internal Memory Mapping
Notes :
(1) Can be ROM, EBI_NCS0 or SRAM
depending on BMS and REMAP
0x0000 0000
0x0000 0000
0x10 0000
0x10 8000
0x20 0000
0x20 4000
0x30 0000
0x30 4000
0x50 0000
0x50 4000
Boot Memory (1)
ROM
Internal Memories 256M Bytes
32K Bytes
16K Bytes
16K Bytes
0x0FFF FFFF
0x1000 0000
Reserved
EBI
Chip Select 0
256M Bytes
256M Bytes
SRAM0
0x1FFF FFFF
0x2000 0000
Reserved
EBI
Chip Select 1/
SDRAMC
SRAM1
0x2FFF FFFF
0x3000 0000
Reserved
UHP
EBI
Chip Select 2
16K Bytes
256M Bytes
256M Bytes
0x3FFF FFFF
0x4000 0000
Reserved
EBI
Chip Select 3/
NANDFlash
0x0FFF FFFF
0x4FFF FFFF
0x5000 0000
EBI
Chip Select 4/
Compact Flash
Slot 0
256M Bytes
256M Bytes
0x5FFF FFFF
0x6000 0000
EBI
Peripheral Mapping
Chip Select 5/
Compact Flash
Slot 1
0xF000 0000
0xFFFA 0000
System Controller Mapping
0xFFFF C000
0x6FFF FFFF
0x7000 0000
Reserved
TCO, TC1, TC2
UDP
16K Bytes
EBI
Chip Select 6
256M Bytes
256M Bytes
Reserved
0xFFFA 4000
0xFFFA 8000
0xFFFF E800
0xFFFF EA00
0xFFFF EC00
0xFFFF EE00
16K Bytes
0x7FFF FFFF
0x8000 0000
ECC
512 Bytes
512 Bytes
512 Bytes
EBI
Chip Select 7
16K Bytes
16K Bytes
MCI
TWI
0xFFFA C000
SDRAMC
SMC
0x8FFF FFFF
0x9000 0000
0xFFFB 0000
0xFFFB 4000
0xFFFB 8000
0xFFFB C000
0xFFFC 0000
0xFFFC 4000
0xFFFC 8000
USART0
USART1
USART2
SSC
16K Bytes
16K Bytes
16K Bytes
16K Bytes
16K Bytes
16K Bytes
16K Bytes
16K Bytes
MATRIX
CCFG
0xFFFF EF10
0xFFFF F000
512 Bytes
512 Bytes
AIC
0xFFFF F200
0xFFFF F400
0xFFFF F600
DBGU
PIOA
512 Bytes
512 Bytes
512 bytes
ISI
EMAC
1,518M Bytes
Undefined
(Abort)
SPI0
PIOB
PIOC
0xFFFC C000
0xFFFF F800
0xFFFF FA00
0xFFFF FC00
0xFFFF FD00
SPI1
512 bytes
0xFFFD 0000
0xFFFD 4000
16K Bytes
16K Bytes
16K Bytes
USART3
Reserved
USART4
PMC
256 Bytes
0xFFFD 8000
0xFFFD C000
0xFFFE 0000
0xFFFE 4000
0xFFFF C000
USART5
RSTC
16 Bytes
16 Bytes
0xFFFF FD10
0xFFFF FD20
SHDC
RTTC
PITC
TC3, TC4, TC5
16K Bytes
16K Bytes
16 Bytes
16 Bytes
0xFFFF FD30
0xFFFF FD40
ADC
0xEFFF FFFF
0xF000 0000
WDTC
GPBR
16 Bytes
16 Bytes
0xFFFF FD50
0xFFFF FD60
Reserved
SYSC
Internal Peripherals 256M Bytes
16K Bytes
Reserved
0xFFFF FFFF
0xFFFF FFFF
0xFFFF FFFF
19
6384DS–ATARM–13-Jan-10
A first level of address decoding is performed by the Bus Matrix, i.e., the implementation of the
Advanced High Performance Bus (AHB) for its Master and Slave interfaces with additional
features.
Decoding breaks up the 4G bytes of address space into 16 banks of 256 Mbytes. The banks 1 to
7 are directed to the EBI that associates these banks to the external chip selects EBI_NCS0 to
EBI_NCS7. Bank 0 is reserved for the addressing of the internal memories, and a second level
of decoding provides 1 Mbyte of internal memory area. Bank 15 is reserved for the peripherals
and provides access to the Advanced Peripheral Bus (APB).
Other areas are unused and performing an access within them provides an abort to the master
requesting such an access.
Each Master has its own bus and its own decoder, thus allowing a different memory mapping
per Master. However, in order to simplify the mappings, all the masters have a similar address
decoding.
Regarding Master 0 and Master 1 (ARM926 Instruction and Data), three different Slaves are
assigned to the memory space decoded at address 0x0: one for internal boot, one for external
boot, one after remap. Refer to Table 8-1, “Internal Memory Mapping,” on page 20 for details.
A complete memory map is presented in Figure 8-1 on page 19.
8.1
Embedded Memories
• 64-KByte ROM
– Single Cycle Access at full matrix speed
• Two 16-Kbyte Fast SRAM
– Single Cycle Access at full matrix speed
8.1.1
Boot Strategies
Table 8-1 summarizes the Internal Memory Mapping for each Master, depending on the Remap
status and the BMS state at reset.
Table 8-1.
Internal Memory Mapping
Address
REMAP = 0
REMAP = 1
SRAM0 16K
BMS = 1
ROM
BMS = 0
EBI_NCS0
ROM
0x0000 0000
0x0010 0000
0x0020 0000
0x0030 0000
0x0050 0000
SRAM0 16K
SRAM1 16K
USB Host User Interface
The system always boots at address 0x0. To ensure a maximum number of possibilities for boot,
the memory layout can be configured with two parameters.
REMAP allows the user to lay out the first internal SRAM bank to 0x0 to ease development. This
is done by software once the system has booted. When REMAP = 1, BMS is ignored. Refer to
the Bus Matrix Section for more details.
20
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
When REMAP = 0, BMS allows the user to lay out to 0x0, at his convenience, the ROM or an
external memory. This is done via hardware at reset.
Note:
Memory blocks not affected by these parameters can always be seen at their specified base
addresses. See the complete memory map presented in Figure 8-1 on page 19.
The AT91SAM9G20 matrix manages a boot memory that depends on the level on the BMS pin
at reset. The internal memory area mapped between address 0x0 and 0x000F FFFF is reserved
for this purpose.
If BMS is detected at 1, the boot memory is the embedded ROM.
If BMS is detected at 0, the boot memory is the memory connected on the Chip Select 0 of the
External Bus Interface.
8.1.1.1
BMS = 1, Boot on Embedded ROM
The system boots using the Boot Program.
• Boot on slow clock (On-chip RC or 32,768 Hz)
• Auto baudrate detection
• Downloads and runs an application from external storage media into internal SRAM
• Downloaded code size depends on embedded SRAM size
• Automatic detection of valid application
• Bootloader on a non-volatile memory
– SDCard (boot ROM does not support high capacity SDCards.)
– NAND Flash
– SPI DataFlash® and Serial Flash connected on NPCS0 and NPCS1 of the SPI0
– EEPROM on TWI
• SAM-BA® Boot in case no valid program is detected in external NVM, supporting
– Serial communication on a DBGU
– USB Device HS Port
8.1.1.2
BMS = 0, Boot on External Memory
• Boot on slow clock (On-chip RC or 32,768 Hz)
• Boot with the default configuration for the Static Memory Controller, byte select mode, 16-bit
data bus, Read/Write controlled by Chip Select, allows boot on 16-bit non-volatile memory.
The customer-programmed software must perform a complete configuration.
To speed up the boot sequence when booting at 32 kHz EBI CS0 (BMS=0), the user must take
the following steps:
1. Program the PMC (main oscillator enable or bypass mode).
2. Program and start the PLL.
3. Reprogram the SMC setup, cycle, hold, mode timings registers for CS0 to adapt them
to the new clock.
4. Switch the main clock to the new value.
21
6384DS–ATARM–13-Jan-10
8.2
External Memories
The external memories are accessed through the External Bus Interface. Each Chip Select line
has a 256-Mbyte memory area assigned.
Refer to the memory map in Figure 8-1 on page 19.
8.2.1
External Bus Interface
• Integrates three External Memory Controllers
– Static Memory Controller
– SDRAM Controller
– ECC Controller
• Additional logic for NAND Flash
• Full 32-bit External Data Bus
• Up to 26-bit Address Bus (up to 64MBytes linear)
• Up to 8 chip selects, Configurable Assignment:
– Static Memory Controller on NCS0
– SDRAM Controller or Static Memory Controller on NCS1
– Static Memory Controller on NCS2
– Static Memory Controller on NCS3, Optional NAND Flash support
– Static Memory Controller on NCS4 - NCS5, Optional CompactFlash support
– Static Memory Controller on NCS6-NCS7
8.2.2
Static Memory Controller
• 8-, 16- or 32-bit Data Bus
• Multiple Access Modes supported
– Byte Write or Byte Select Lines
– Asynchronous read in Page Mode supported (4- up to 32-byte page size)
• Multiple device adaptability
– Compliant with LCD Module
– Control signals programmable setup, pulse and hold time for each Memory Bank
• Multiple Wait State Management
– Programmable Wait State Generation
– External Wait Request
– Programmable Data Float Time
• Slow Clock mode supported
8.2.3
SDRAM Controller
• Supported devices
– Standard and Low-power SDRAM (Mobile SDRAM)
• Numerous configurations supported
– 2K, 4K, 8K Row Address Memory Parts
– SDRAM with two or four Internal Banks
– SDRAM with 16- or 32-bit Datapath
22
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
• Programming facilities
– Word, half-word, byte access
– Automatic page break when Memory Boundary has been reached
– Multibank Ping-pong Access
– Timing parameters specified by software
– Automatic refresh operation, refresh rate is programmable
• Energy-saving capabilities
– Self-refresh, power down and deep power down modes supported
• Error detection
– Refresh Error Interrupt
• SDRAM Power-up Initialization by software
• CAS Latency of 1, 2 and 3 supported
• Auto Precharge Command not used
8.2.4
Error Corrected Code Controller
• Hardware Error Corrected Code (ECC) Generation
– Detection and Correction by Software
• Supports NAND Flash and SmartMedia™ Devices with 8- or 16-bit Data Path.
• Supports NAND Flash/SmartMedia with Page Sizes of 528, 1056, 2112 and 4224 Bytes,
Specified by Software
• Supports 1 bit correction for a page of 512,1024,2048 and 4096 Bytes with 8- or 16-bit Data
Path
• Supports 1 bit correction per 512 bytes of data for a page size of 512, 2048 and 4096 Bytes
with 8-bit Data Path
• Supports 1 bit correction per 256 bytes of data for a page size of 512, 2048 and 4096 Bytes
with 8-bit Data Path
9. System Controller
The System Controller is a set of peripherals, which allow handling of key elements of the sys-
tem, such as power, resets, clocks, time, interrupts, watchdog, etc.
The System Controller User Interface embeds also the registers allowing to configure the Matrix
and a set of registers for the chip configuration. The chip configuration registers allows
configuring:
– EBI chip select assignment and Voltage range for external memories
The System Controller’s peripherals are all mapped within the highest 16 Kbytes of address
space, between addresses 0xFFFF E800 and 0xFFFF FFFF.
However, all the registers of System Controller are mapped on the top of the address space. All
the registers of the System Controller can be addressed from a single pointer by using the stan-
dard ARM instruction set, as the Load/Store instruction has an indexing mode of 4 Kbytes.
Figure 9-1 on page 24 shows the System Controller block diagram.
Figure 8-1 on page 19 shows the mapping of the User Interfaces of the System Controller
peripherals.
23
6384DS–ATARM–13-Jan-10
9.1
System Controller Block Diagram
Figure 9-1. AT91SAM9G20 System Controller Block Diagram
System Controller
VDDCORE Powered
nirq
nfiq
irq0-irq2
Advanced
Interrupt
fiq
periph_irq[2..24]
Controller
pit_irq
rtt_irq
int
wdt_irq
dbgu_irq
pmc_irq
rstc_irq
ntrst
ARM926EJ-S
por_ntrst
proc_nreset
MCK
Debug
dbgu_irq
dbgu_txd
periph_nreset
Unit
PCK
dbgu_rxd
debug
MCK
Periodic
Interval
Timer
debug
pit_irq
periph_nreset
jtag_nreset
Boundary Scan
TAP Controller
SLCK
debug
Watchdog
Timer
wdt_irq
idle
proc_nreset
MCK
wdt_fault
WDRPROC
Bus Matrix
periph_nreset
NRST
rstc_irq
por_ntrst
jtag_nreset
periph_nreset
proc_nreset
VDDCORE
POR
Reset
UHPCK
Controller
backup_nreset
periph_clk[20]
USB Host
Port
VDDBU
periph_nreset
periph_irq[20]
VDDBU Powered
VDDBU
POR
SLCK
SLCK
rtt_irq
rtt_alarm
Real-Time
Timer
backup_nreset
UDPCK
SLCK
SHDN
WKUP
periph_clk[10]
periph_nreset
periph_irq[10]
USB
Device
Port
Shut-Down
Controller
RC
OSC
backup_nreset
rtt0_alarm
OSCSEL
SLOW
CLOCK
OSC
4 General-Purpose
Backup Registers
XIN32
XOUT32
SLCK
periph_clk[2..27]
pck[0-1]
int
XIN
PCK
MAINCK
MAIN
OSC
XOUT
Power
Management
Controller
UDPCK
UHPCK
PLLA
PLLB
PLLACK
PLLBCK
MCK
pmc_irq
idle
periph_nreset
periph_clk[6..24]
periph_nreset
periph_nreset
periph_clk[2..4]
dbgu_rxd
periph_irq[2..4]
irq0-irq2
fiq
Embedded
Peripherals
PIO
Controllers
periph_irq[6..24]
PA0-PA31
PB0-PB31
PC0-PC31
dbgu_txd
in
out
enable
24
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
9.2
Reset Controller
• Based on two Power-on-Reset cell
– one on VDDBU and one on VDDCORE
• Status of the last reset
– Either general reset (VDDBU rising), wake-up reset (VDDCORE rising), software
reset, user reset or watchdog reset
• Controls the internal resets and the NRST pin output
– Allows shaping a reset signal for the external devices
9.3
9.4
Shutdown Controller
• Shutdown and Wake-Up logic
– Software programmable assertion of the SHDWN pin
– Deassertion Programmable on a WKUP pin level change or on alarm
Clock Generator
• Embeds a Low Power 32768 Hz Slow Clock Oscillator and a Low power RC oscillator
selectable with OSCSEL signal
– Provides the permanent Slow Clock SLCK to the system
• Embeds the Main Oscillator
– Oscillator bypass feature
– Supports 3 to 20 MHz crystals
• Embeds 2 PLLs
– The PLL A outputs 400-800 MHz clock
– The PLL B outputs 100 MHz clock
– Both integrate an input divider to increase output accuracy
– PLL A and PLL B embed their own filters
25
6384DS–ATARM–13-Jan-10
Figure 9-2.
Clock Generator Block Diagram
Clock Generator
OSCSEL
On Chip
RC OSC
Slow Clock
SLCK
XIN32
XOUT32
XIN
Slow Clock
Oscillator
Main
Oscillator
Main Clock
MAINCK
XOUT
PLL and
Divider A
PLLA Clock
PLLACK
PLL and
Divider B
PLLB Clock
PLLBCK
Status
Power
Control
Management
Controller
9.5
Power Management Controller
• Provides:
– the Processor Clock PCK
– the Master Clock MCK, in particular to the Matrix and the memory interfaces.The
MCK divider can be 1,2,4,6
– the USB Device Clock UDPCK
– independent peripheral clocks, typically at the frequency of MCK
– 2 programmable clock outputs: PCK0, PCK1
• Five flexible operating modes:
– Normal Mode, processor and peripherals running at a programmable frequency
– Idle Mode, processor stopped waiting for an interrupt
– Slow Clock Mode, processor and peripherals running at low frequency
– Standby Mode, mix of Idle and Backup Mode, peripheral running at low frequency,
processor stopped waiting for an interrupt
– Backup Mode, Main Power Supplies off, VDDBU powered by a battery
26
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
Figure 9-3. AT91SAM9G20 Power Management Controller Block Diagram
Processor
Clock
Controller
Divider
/1,/2
PCK
int
Idle Mode
Master Clock Controller
SLCK
MAINCK
PLLACK
PLLBCK
Divider
/1,/2,/4,/6
Prescaler
/1,/2,/4,.../64
MCK
Peripherals
Clock Controller
periph_clk[..]
ON/OFF
Programmable Clock Controller
SLCK
MAINCK
PLLACK
PLLBCK
ON/OFF
Prescaler
/1,/2,/4,...,/64
pck[..]
USB Clock Controller
ON/OFF
Divider
/1,/2,/4
PLLBCK
UDPCK
9.6
Periodic Interval Timer
• Includes a 20-bit Periodic Counter, with less than 1 µs accuracy
• Includes a 12-bit Interval Overlay Counter
• Real Time OS or Linux®/Windows CE® compliant tick generator
9.7
9.8
Watchdog Timer
• 16-bit key-protected only-once-Programmable Counter
• Windowed, prevents the processor being in a dead-lock on the watchdog access
Real-time Timer
• Real-time Timer 32-bit free-running back-up Counter
• Integrates a 16-bit programmable prescaler running on slow clock
• Alarm Register capable of generating a wake-up of the system through the Shutdown
Controller
9.9
General-purpose Back-up Registers
• Four 32-bit backup general-purpose registers
9.10 Advanced Interrupt Controller
• Controls the interrupt lines (nIRQ and nFIQ) of the ARM Processor
• Thirty-two individually maskable and vectored interrupt sources
27
6384DS–ATARM–13-Jan-10
– Source 0 is reserved for the Fast Interrupt Input (FIQ)
– Source 1 is reserved for system peripherals
– Programmable Edge-triggered or Level-sensitive Internal Sources
– Programmable Positive/Negative Edge-triggered or High/Low Level-sensitive
• Three External Sources plus the Fast Interrupt signal
• 8-level Priority Controller
– Drives the Normal Interrupt of the processor
– Handles priority of the interrupt sources 1 to 31
– Higher priority interrupts can be served during service of lower priority interrupt
• Vectoring
– Optimizes Interrupt Service Routine Branch and Execution
– One 32-bit Vector Register per interrupt source
– Interrupt Vector Register reads the corresponding current Interrupt Vector
• Protect Mode
– Easy debugging by preventing automatic operations when protect models are
enabled
• Fast Forcing
– Permits redirecting any normal interrupt source on the Fast Interrupt of the
processor
9.11 Debug Unit
• Composed of two functions:
– Two-pin UART
– Debug Communication Channel (DCC) support
• Two-pin UART
– Implemented features are 100% compatible with the standard Atmel ® USART
– Independent receiver and transmitter with a common programmable Baud Rate
Generator
– Even, Odd, Mark or Space Parity Generation
– Parity, Framing and Overrun Error Detection
– Automatic Echo, Local Loopback and Remote Loopback Channel Modes
– Support for two PDC channels with connection to receiver and transmitter
• Debug Communication Channel Support
– Offers visibility of and interrupt trigger from COMMRX and COMMTX signals from
the ARM Processor’s ICE Interface
9.12 Chip Identification
• Chip ID:0x019905A1
• JTAG ID: 0x05B2403F
• ARM926 TAP ID:0x0792603F
28
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
10. Peripherals
10.1 User Interface
The peripherals are mapped in the upper 256 Mbytes of the address space between the
addresses 0xFFFA 0000 and 0xFFFC FFFF. Each User Peripheral is allocated 16 Kbytes of
address space. A complete memory map is presented in Figure 8-1 on page 19.
10.2 Identifiers
Table 10-1 defines the Peripheral Identifiers of the AT91SAM9G20. A peripheral identifier is
required for the control of the peripheral interrupt with the Advanced Interrupt Controller and for
the control of the peripheral clock with the Power Management Controller.
Table 10-1. AT91SAM9G20 Peripheral Identifiers (Continued)
Peripheral ID
Peripheral Mnemonic
Peripheral Name
Advanced Interrupt Controller
System Controller Interrupt
Parallel I/O Controller A
Parallel I/O Controller B
Parallel I/O Controller C
Analog to Digital Converter
USART 0
External Interrupt
0
AIC
FIQ
1
SYSC
PIOA
PIOB
PIOC
ADC
US0
US1
US2
MCI
UDP
TWI
SPI0
SPI1
SSC
-
2
3
4
5
6
7
USART 1
8
USART 2
9
Multimedia Card Interface
USB Device Port
Two-wire Interface
Serial Peripheral Interface 0
Serial Peripheral Interface 1
Synchronous Serial Controller
Reserved
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
-
Reserved
TC0
TC1
TC2
UHP
EMAC
ISI
Timer/Counter 0
Timer/Counter 1
Timer/Counter 2
USB Host Port
Ethernet MAC
Image Sensor Interface
USART 3
US3
US4
US5
TC3
TC4
TC5
USART 4
USART 5
Timer/Counter 3
Timer/Counter 4
Timer/Counter 5
29
6384DS–ATARM–13-Jan-10
Table 10-1. AT91SAM9G20 Peripheral Identifiers (Continued)
Peripheral ID
Peripheral Mnemonic
Peripheral Name
External Interrupt
29
30
31
AIC
AIC
AIC
Advanced Interrupt Controller
Advanced Interrupt Controller
Advanced Interrupt Controller
IRQ0
IRQ1
IRQ2
Note:
Setting AIC, SYSC, UHP, ADC and IRQ0-2 bits in the clock set/clear registers of the PMC has no effect. The ADC clock is auto-
matically started for the first conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.
10.2.1
Peripheral Interrupts and Clock Control
10.2.1.1
System Interrupt
The System Interrupt in Source 1 is the wired-OR of the interrupt signals coming from:
• the SDRAM Controller
• the Debug Unit
• the Periodic Interval Timer
• the Real-time Timer
• the Watchdog Timer
• the Reset Controller
• the Power Management Controller
The clock of these peripherals cannot be deactivated and Peripheral ID 1 can only be used
within the Advanced Interrupt Controller.
10.2.1.2
External Interrupts
All external interrupt signals, i.e., the Fast Interrupt signal FIQ or the Interrupt signals IRQ0 to
IRQ2, use a dedicated Peripheral ID. However, there is no clock control associated with these
peripheral IDs.
10.3 Peripheral Signal Multiplexing on I/O Lines
The AT91SAM9G20 features 3 PIO controllers (PIOA, PIOB, PIOC) that multiplex the I/O lines
of the peripheral set.
Each PIO Controller controls up to 32 lines. Each line can be assigned to one of two peripheral
functions, A or B. Table 10-2 on page 31, Table 10-3 on page 32 and Table 10-4 on page 33
define how the I/O lines of the peripherals A and B are multiplexed on the PIO Controllers. The
two columns “Function” and “Comments” have been inserted in this table for the user’s own
comments; they may be used to track how pins are defined in an application.
Note that some peripheral functions which are output only might be duplicated within both
tables.
The column “Reset State” indicates whether the PIO Line resets in I/O mode or in peripheral
mode. If I/O appears, the PIO Line resets in input with the pull-up enabled, so that the device is
maintained in a static state as soon as the reset is released. As a result, the bit corresponding to
the PIO Line in the register PIO_PSR (Peripheral Status Register) resets low.
If a signal name appears in the “Reset State” column, the PIO Line is assigned to this function
and the corresponding bit in PIO_PSR resets high. This is the case of pins controlling memories,
in particular the address lines, which require the pin to be driven as soon as the reset is
released. Note that the pull-up resistor is also enabled in this case.
30
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
10.3.1
PIO Controller A Multiplexing
Table 10-2. Multiplexing on PIO Controller A
PIO Controller A
Application Usage
I/O Line
PA0
Peripheral A
SPI0_MISO
SPI0_MOSI
SPI0_SPCK
SPI0_NPCS0
RTS2
Peripheral B
MCDB0
Comments
Reset State Power Supply Function
Comments
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
PA1
MCCDB
PA2
PA3
MCDB3
MCDB2
MCDB1
PA4
PA5
CTS2
PA6
MCDA0
MCCDA
MCCK
PA7
PA8
PA9
MCDA1
MCDA2
MCDA3
ETX0
PA10
PA11
PA12
PA13
PA14
PA15
PA16
PA17
PA18
PA19
PA20
PA21
PA22
PA23
PA24
PA25
PA26
PA27
PA28
PA29
PA30
PA31
ETX2
ETX3
ETX1
ERX0
ERX1
ETXEN
ERXDV
ERXER
ETXCK
EMDC
EMDIO
ADTRG
TWD
ETXER
ETX2
TWCK
ETX3
TCLK0
TIOA0
ERX2
ERX3
ERXCK
ECRS
ECOL
RXD4
TXD4
TIOA1
TIOA2
SCK1
SCK2
SCK0
31
6384DS–ATARM–13-Jan-10
10.3.2
PIO Controller B Multiplexing
Table 10-3. Multiplexing on PIO Controller B
PIO Controller B
Application Usage
I/O Line
PB0
Peripheral A
SPI1_MISO
SPI1_MOSI
SPI1_SPCK
SPI1_NPCS0
TXD0
Peripheral B
TIOA3
Comments Reset State Power Supply Function
Comments
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
VDDIOP
PB1
TIOB3
PB2
TIOA4
PB3
TIOA5
PB4
PB5
RXD0
TXD1
PB6
TCLK1
TCLK2
PB7
RXD1
TXD2
PB8
PB9
RXD2
TXD3
PB10
PB11
PB12
PB13
PB14
PB15
PB16
PB17
PB18
PB19
PB20
PB21
PB22
PB23
PB24
PB25
PB26
PB27
PB28
PB29
PB30
PB31
ISI_D8
ISI_D9
ISI_D10
ISI_D11
RXD3
TXD5
RXD5
DRXD
DTXD
TK0
TCLK3
TCLK4
TIOB4
TF0
TD0
RD0
TIOB5
RK0
ISI_D0
RF0
ISI_D1
DSR0
DCD0
DTR0
ISI_D2
ISI_D3
ISI_D4
RI0
ISI_D5
RTS0
ISI_D6
CTS0
ISI_D7
RTS1
ISI_PCK
ISI_VSYNC
ISI_HSYNC
ISI_MCK
CTS1
PCK0
PCK1
32
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
10.3.3
PIO Controller C Multiplexing
Table 10-4. Multiplexing on PIO Controller C
PIO Controller C
Application Usage
I/O Line
PC0
Peripheral A
Peripheral B
SCK3
Comments
AD0
Reset State Power Supply Function
Comments
I/O
I/O
I/O
I/O
A23
A24
I/O
I/O
I/O
I/O
A25
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VDDANA
VDDANA
VDDANA
VDDANA
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
VDDIOM
PC1
PCK0
AD1
PC2
PCK1
AD2
PC3
SPI1_NPCS3
SPI1_NPCS2
SPI1_NPCS1
CFCE1
AD3
PC4
A23
PC5
A24
PC6
TIOB2
TIOB1
NCS4/CFCS0
NCS5/CFCS1
A25/CFRNW
NCS2
IRQ0
PC7
CFCE2
PC8
RTS3
PC9
TIOB0
PC10
PC11
PC12
PC13
PC14
PC15
PC16
PC17
PC18
PC19
PC20
PC21
PC22
PC23
PC24
PC25
PC26
PC27
PC28
PC29
PC30
PC31
CTS3
SPI0_NPCS1
NCS7
FIQ
NCS6
NCS3/NANDCS
NWAIT
D16
IRQ2
IRQ1
SPI0_NPCS2
SPI0_NPCS3
SPI1_NPCS1
SPI1_NPCS2
SPI1_NPCS3
D17
D18
D19
D20
D21
D22
TCLK5
D23
D24
D25
D26
D27
D28
D29
D30
D31
33
6384DS–ATARM–13-Jan-10
10.4 Embedded Peripherals
10.4.1
Serial Peripheral Interface
• Supports communication with serial external devices
– Four chip selects with external decoder support allow communication with up to 15
peripherals
– Serial memories, such as DataFlash and 3-wire EEPROMs
– Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and
Sensors
– External co-processors
• Master or slave serial peripheral bus interface
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays between consecutive transfers and between clock
and data per chip select
– Programmable delay between consecutive transfers
– Selectable mode fault detection
• Very fast transfers supported
– Transfers with baud rates up to MCK
– The chip select line may be left active to speed up transfers on the same device
10.4.2
Two-wire Interface
• Compatibility with standard two-wire serial memory
• One, two or three bytes for slave address
• Sequential read/write operations
• Supports either master or slave modes
• Compatible with standard two-wire serial memories
• Master, multi-master and slave mode operation
• Bit rate: up to 400 Kbits
• General Call supported in slave mode
• Connection to Peripheral DMA Controller (PDC) capabilities optimizes data transfers in
master mode only
– One channel for the receiver, one channel for the transmitter
– Next buffer support
10.4.3
USART
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
– 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB- or LSB-first
– Optional break generation and detection
34
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
– By 8 or by-16 over-sampling receiver frequency
– Hardware handshaking RTS-CTS
– Optional modem signal management DTR-DSR-DCD-RI
– Receiver time-out and transmitter timeguard
– Optional Multi-drop Mode with address generation and detection
– Optional Manchester Encoding
• RS485 with driver control signal
• ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
– NACK handling, error counter with repetition and iteration limit
• IrDA modulation and demodulation
– Communication at up to 115.2 Kbps
• Test Modes
– Remote Loopback, Local Loopback, Automatic Echo
The USART contains features allowing management of the Modem Signals DTR, DSR, DCD
and RI. In the AT91SAM9G20, only the USART0 implements these signals, named DTR0,
DSR0, DCD0 and RI0.
The USART1 and USART2 do not implement all the modem signals. Only RTS and CTS (RTS1
and CTS1, RTS2 and CTS2, respectively) are implemented in these USARTs for other features.
Thus, programming the USART1, USART2 or the USART3 in Modem Mode may lead to unpre-
dictable results. In these USARTs, the commands relating to the Modem Mode have no effect
and the status bits relating the status of the modem signals are never activated.
10.4.4
Serial Synchronous Controller
• Provides serial synchronous communication links used in audio and telecom applications
(with CODECs in Master or Slave Modes, I2S, TDM Buses, Magnetic Card Reader, etc.)
• Contains an independent receiver and transmitter and a common clock divider
• Offers a configurable frame sync and data length
• Receiver and transmitter can be programmed to start automatically or on detection of
different event on the frame sync signal
• Receiver and transmitter include a data signal, a clock signal and a frame synchronization
signal
10.4.5
Timer Counter
• Two blocks of three 16-bit Timer Counter channels
• Each channel can be individually programmed to perform a wide range of functions including:
– Frequency Measurement
– Event Counting
– Interval Measurement
– Pulse Generation
– Delay Timing
– Pulse Width Modulation
– Up/down Capabilities
• Each channel is user-configurable and contains:
35
6384DS–ATARM–13-Jan-10
– Three external clock inputs
– Five internal clock inputs
– Two multi-purpose input/output signals
• Each block contains two global registers that act on all three TC Channels
Note:
TC Block 0 (TC0, TC1, TC2) and TC Block 1 (TC3, TC4, TC5) have identical user interfaces. See
Figure 8-1, “AT91SAM9G20 Memory Mapping,” on page 19 for TC Block 0 and TC Block 1 base
addresses.
10.4.6
Multimedia Card Interface
• One double-channel MultiMedia Card Interface
• Compatibility with MultiMedia Card Specification Version 3.11
• Compatibility with SD Memory Card Specification Version 1.1
• Compatibility with SDIO Specification Version V1.0.
• Card clock rate up to Master Clock divided by 2
• Embedded power management to slow down clock rate when not used
• MCI has two slots, each supporting
– One slot for one MultiMediaCard bus (up to 30 cards) or
– One SD Memory Card
• Support for stream, block and multi-block data read and write
10.4.7
USB Host Port
• Compliance with Open HCI Rev 1.0 Specification
• Compliance with USB V2.0 Full-speed and Low-speed Specification
• Supports both Low-Speed 1.5 Mbps and Full-speed 12 Mbps devices
• Root hub integrated with two downstream USB ports in the 217-LFBGA package
• Two embedded USB transceivers
• Supports power management
• Operates as a master on the Matrix
10.4.8
USB Device Port
• USB V2.0 full-speed compliant, 12 MBits per second
• Embedded USB V2.0 full-speed transceiver
• Embedded 2,432-byte dual-port RAM for endpoints
• Suspend/Resume logic
• Ping-pong mode (two memory banks) for isochronous and bulk endpoints
• Six general-purpose endpoints
– Endpoint 0 and 3: 64 bytes, no ping-pong mode
– Endpoint 1 and 2: 64 bytes, ping-pong mode
– Endpoint 4 and 5: 512 bytes, ping-pong mode
• Embedded pad pull-up
36
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
10.4.9
Ethernet 10/100 MAC
• Compatibility with IEEE Standard 802.3
• 10 and 100 MBits per second data throughput capability
• Full- and half-duplex operations
• MII or RMII interface to the physical layer
• Register Interface to address, data, status and control registers
• DMA Interface, operating as a master on the Memory Controller
• Interrupt generation to signal receive and transmit completion
• 28-byte transmit and 28-byte receive FIFOs
• Automatic pad and CRC generation on transmitted frames
• Address checking logic to recognize four 48-bit addresses
• Support promiscuous mode where all valid frames are copied to memory
• Support physical layer management through MDIO interface
10.4.10 Image Sensor Interface
• ITU-R BT. 601/656 8-bit mode external interface support
• Support for ITU-R BT.656-4 SAV and EAV synchronization
• Vertical and horizontal resolutions up to 2048 x 2048
• Preview Path up to 640 x 480 in RGMB mode, 2048 x2048 in grayscale mode
• Support for packed data formatting for YCbCr 4:2:2 formats
• Preview scaler to generate smaller size image
• Programmable frame capture rate
10.4.11 Analog-to-Digital Converter
• 4-channel ADC
• 10-bit 312K samples/sec. Successive Approximation Register ADC
• -2/+2 LSB Integral Non Linearity, -1/+1 LSB Differential Non Linearity
• Individual enable and disable of each channel
• External voltage reference for better accuracy on low voltage inputs
• Multiple trigger source – Hardware or software trigger – External trigger pin – Timer Counter
0 to 2 outputs TIOA0 to TIOA2 trigger
• Sleep Mode and conversion sequencer – Automatic wakeup on trigger and back to sleep
mode after conversions of all enabled channels
• Four analog inputs shared with digital signals
37
6384DS–ATARM–13-Jan-10
11. Pacakge Drawing
11.1 217-ball LFBA Package
Figure 11-1. 217-ball LFBGA Package Drawing
38
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
11.2 247-ball TFBGA Package
Figure 11-2. 247-ball TFBGA Package Drawing
39
6384DS–ATARM–13-Jan-10
12. AT91SAM9G20 Ordering Information
Table 12-1. AT91SAM9G20 Ordering Information
MRL A Ordering Code
MRL B Ordering Code
AT91SAM9G20B-CU
AT91SAM9G20B-CFU
Package
BGA217
BGA247
Package Type
Green
Temperature Operating Range
Industrial -40°C to 85°C
AT91SAM9G20-CU
–
Green
Industrial -40°C to 85°C
40
AT91SAM9G20 Summary
6384DS–ATARM–13-Jan-10
AT91SAM9G20 Summary
Revision History
Change
Doc. Rev
6348DS
Comments
Request Ref.
Section 5. “Power Considerations”, removed subsection: “Power Consumption
Section 6. “I/O Line Considerations”, removed subsection: Slow Clock Selection
6945
6348CS
“Features” , Section 4.3 “247-ball TFBGA Package Outline”, Section 4.4 “247-ball TFBGA Package
Pinout”, added 247-ball TFBGA package information.
6079
6080
Section 10.4.6 “Multimedia Card Interface”, compatibility with MultiMedia Card spec v3.11, SD
Memory Card spec v1.1.
Signal Description, Table 3-1, added GNDPLL to table
6022
6148
Table 3-1, Signal Description and Section 10-4 “Multiplexing on PIO Controller C”, EF100 removed.
Section 11. “Pacakge Drawing”:
Section 11.2 “247-ball TFBGA Package”, added to summary.
6079
6079
Section 12. “AT91SAM9G20 Ordering Information”
Table 12-1, “AT91SAM9G20 Ordering Information,” MLR B ordering information added to summary.
6384BS
Overview
“Features” on page 1, Debug Unit (DBGU) updated.
Section 10.4.3 “USART”, “Optional Manchester Encoding” added to list of USART features.
5846
5931
5935
Section 8.1.1.1 “BMS = 1, Boot on Embedded ROM”,
– SDCard, (boot ROM does not support high capacity SDCards) clarification added.
Section 6.6 “Shutdown Logic Pins”, updated with external pull-up requirement.
First issue
rfo
6384AS
41
6384DS–ATARM–13-Jan-10
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Atmel Europe
Le Krebs
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (852) 2245-6100
Fax: (852) 2722-1369
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Product Contact
Web Site
www.atmel.com
www.atmel.com/AT91SAM
Technical Support
AT91SAM Support
Atmel techincal support
Sales Contacts
www.atmel.com/contacts/
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2010 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof DataFlash®, SAM-BA® and others are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. ARM®, Thumb® and the ARMPowered logo® and others are registered trademarks
or trademarks ARM Ltd. Windows® and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or other coun-
tries. Other terms and product names may be trademarks of others.
6384DS–ATARM–13-Jan-10
相关型号：
AT91SAM9G45C-CU
RISC Microcontroller, 32-Bit, FLASH, ARM9 CPU, 400MHz, CMOS, PBGA324, 0.80 MM PITCH, GREEN, MO-210, TFBGA-324
ATMEL
©2020 ICPDF网 联系我们和版权申明