AT34C02C-TP25-B [ATMEL]
Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect; 两线汽车温度串行EEPROM永久及可逆软件写保护
| 型号： | AT34C02C-TP25-B |
| 厂家： | 
ATMEL |
| 描述： | Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect |
| 文件： | 总18页 (文件大小：407K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Permanent and Reversible Software Write Protection for the First-half of the Array
– Software Procedure to Verify Write Protect Status
• Hardware Write Protection for the Entire Array
• Standard-voltage Operation
– 2.5 (VCC = 2.5V to 5.5V)
• Internally Organized 256 x 8
• Two-wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 400 kHz (2.5V and 5.5V) Compatibility
• 16-byte Page Write Modes
Two-wire
• Partial Page Writes Are Allowed
Automotive
Temperature
Serial EEPROM
with Permanent
and Reversible
Software Write
Protect
• Self-timed Write Cycle (5 ms max)
• High-reliability
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
• 8-lead JEDEC SOIC and 8-lead TSSOP Packages
Description
The AT34C02C provides 2048 bits of serial electrically-erasable and programmable
read only memory (EEPROM) organized as 256 words of 8 bits each. The first-half of
the device incorporates a permanent and a reversible software write protection feature
while hardware write protection for the entire array is available via an external pin.
Once the permanent software write protection is enabled, by sending a special com-
mand to the device, it cannot be reversed. However, the reversible software write
protection is enabled and can be reversed by sending a special command. The hard-
ware write protection is controlled with the WP pin and can be used to protect the
entire array, whether or not the software write protection has been enabled. This
allows the user to protect none, first-half, or all of the array depending on the applica-
tion. The device is optimized for use in many industrial and commercial applications
where low-power and low-voltage operations are essential. The AT34C02C is avail-
able in space saving 8-lead JEDEC SOIC and 8-lead TSSOP packages and is
accessed via a Two-wire serial interface. It is available in 2.5V (2.5V to 5.5V).
2K (256 x 8)
AT34C02C
Table 1. Pin Configurations
8-lead SOIC
Pin Name
A0 - A2
SDA
Function
A0
A1
1
2
3
4
8
7
6
5
VCC
WP
Address Inputs
Serial Data
A2
SCL
SDA
GND
SCL
Serial Clock Input
Write Protect
WP
8-lead TSSOP
A0
A1
A2
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
GND
Rev. 5242B–SEEPR–01/09
Absolute Maximum Ratings*
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability.
Operating Temperature..................................–55°C to +125°C
Storage Temperature.....................................–65°C to +150°C
Voltage on Any Pin
with Respect to Ground....................................–1.0V to +7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
Figure 1. Block Diagram
V
CC
GND
WP
START
STOP
LOGIC
SCL
SDA
SERIAL
CONTROL
LOGIC
EN
H.V. PUMP/TIMING
DATA RECOVERY
WRITE PROTECT
CIRCUITRY
LOAD
COMP
LOAD
DEVICE
ADDRESS
COMPARATOR
SOFTWARE WRITE
PROTECTED AREA
(00H - 7FH)
INC
A2
A1
A0
R/W
DATA WORD
ADDR/COUNTER
EEPROM
Y DEC
SERIAL MUX
DIN
DOUT/ACK
LOGIC
DOUT
Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM
device and negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-
drain driven and may be wire-ORed with any number of other open-drain or open collector
devices.
DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1, and A0 pins are device address inputs
that are hardwired (directly to GND or to Vcc) for compatibility with other AT24Cxx devices.
When the pins are hardwired, as many as eight 2K devices may be addressed on a single bus
system. (Device addressing is discussed in detail under “Device Addressing,” page 9.) A device
is selected when a corresponding hardware and software match is true. If these pins are left
floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capaci-
2
AT34C02C
5242B–SEEPR–01/09
AT34C02C
tive coupling that may appear during customer applications, Atmel recommends always
connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends
using 10kΩ or less.
WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write
operations. When WP is connected directly to Vcc, all write operations to the memory are inhib-
ited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to
capacitive coupling that may appear during customer applications, Atmel recommends always
connecting the WP pins to a known state. When using a pull-up resistor, Atmel recommends
using 10kΩ or less.
Table 2. AT34C02C Write Protection Modes
Permanent Write Protect
Reversible Write Protect
Register
Part of the Array Write
Protected
WP Pin Status
Register
VCC
–
–
Full Array (2K)
GND or Floating
Not Programmed
Not Programmed
Normal Read/Write
First-Half of Array
(1K: 00H - 7FH)
GND or Floating
GND or Floating
Programmed
–
–
First-Half of Array
(1K: 00H - 7FH)
Programmed
Table 3. Pin Capacitance(1)
Applicable over recommended operating range from TA = 25⋅C, f = 400 kHz, VCC = +2.5V
Symbol
CI/O
Test Condition
Max
8
Units
pF
Conditions
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, SCL)
VI/O = 0V
VIN = 0V
CIN
6
pF
Note:
1. This parameter is characterized and is not 100% tested.
Table 4. DC Characteristics
Applicable over recommended operating range from: TA = –40⋅C to +125⋅C, VCC = +2.5V to +5.5V, (unless otherwise noted)
Symbol
VCC
ICC
Parameter
Test Condition
Min
Typ
Max
5.5
Units
V
Supply Voltage
2.5
Supply Current VCC = 5.0V
Supply Current VCC = 5.0V
Standby Current VCC = 2.5V
Standby Current VCC = 5.0V
Input Leakage Current
Output Leakage Current
Input Low Level(1)
READ at 100 kHz
WRITE at 100 kHz
VIN = VCC or VSS
VIN = VCC or VSS
VIN = VCC or VSS
VOUT = VCC or VSS
0.4
2.0
1.0
mA
mA
µA
µA
µA
µA
V
ICC
3.0
ISB2
ISB3
ILI
1.6
4.0
8.0
18.0
3.0
0.10
0.05
ILO
3.0
VIL
–0.6
VCC x 0.3
VCC + 0.5
0.4
VIH
Input High Level(1)
VCC x 0.7
V
VOL
Output Low Level VCC = 2.5V
IOL = 3.0 mA
V
Note:
1. VIL min and VIH max are reference only and are not tested.
3
5242B–SEEPR–01/09
Table 5. AC Characteristics
Applicable over recommended operating range from TA = –40⋅C to +125⋅C, VCC = +2.5V to +5.5V, CL = 1 TTL Gate and
100 pF (unless otherwise noted)
AT34C02C
Symbol
fSCL
tLOW
tHIGH
tI
Parameter
Min
Max
Units
kHz
µs
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time(1)
Clock Low to Data Out Valid
400
1.2
0.6
µs
50
ns
tAA
0.1
1.2
0.9
µs
Time the bus must be free before a new
transmission can start(1)
µs
tBUF
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tR
Start Hold Time
0.6
0.6
0
µs
µs
µs
ns
ns
ns
µs
ns
ms
Start Set-up Time
Data In Hold Time
Data In Set-up Time
Inputs Rise Time(1)
Inputs Fall Time(1)
Stop Set-up Time
Data Out Hold Time
Write Cycle Time
100
300
300
tF
tSU.STO
tDH
0.6
50
tWR
5
Write
Cycles
1M
Endurance(1)
25⋅C, Page Mode
Note:
1. This parameter is ensured by characterization only.
Memory
Organization
AT34C02C, 2K Serial EEPROM: The 2K is internally organized with 16 pages of 16 bytes each.
Random word addressing requires a 8-bit data word address.
Device
Operation
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external
device. Data on the SDA pin may change only during SCL low time periods (see Figure 4 on
page 6). Data changes during SCL high periods will indicate a start or stop condition as defined
below.
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which
must precede any other command (see Figure 5 on page 6).
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a
read sequence, the stop command will place the EEPROM in a standby power mode (see Fig-
ure 5 on page 6).
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the
EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each
word. This happens during the ninth clock cycle.
4
AT34C02C
5242B–SEEPR–01/09
AT34C02C
STANDBY MODE: The AT34C02C features a low-power standby mode which is enabled: (a)
upon power-up or (b) after the receipt of the STOP bit and the completion of any internal
operations.
2-WIRE SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any
2-wire part can be protocol reset by following these steps (a) Create a start bit condition, (b)
Clock 9 cycles, (c) Create another start bit followed by a stop bit condition as shown below. The
device is ready for next communication after above steps have been completed.
Start Bit
Start Bit
Stop Bit
Dummy Clock Cycles
1
2
3
8
9
SCL
SDA
Figure 2. Bus Timing SCL: Serial Clock SDA: Serial Data I/O
Figure 3. Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O
SCL
ACK
SDA
8th BIT
WORDn
(1)
wr
t
START
STOP
CONDITION
CONDITION
Note:
1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.
5
5242B–SEEPR–01/09
Figure 4. Data Validity
Figure 5. Start and Stop Condition
Figure 6. Output Acknowledge
Device
Addressing
The 2K EEPROM device requires an 8-bit device address word following a start condition to
enable the chip for a read or write operation (see Figure 10 on page 11).
6
AT34C02C
5242B–SEEPR–01/09
AT34C02C
The device address word consists of a mandatory one-zero sequence for the first four most-sig-
nificant bits (1010) for normal read and write operations and 0110 for writing to the write protect
register.
The next 3 bits are the A2, A1 and A0 device address bits for the AT34C02C EEPROM. These 3
bits must compare to their corresponding hard-wired input pins.
The eighth bit of the device address is the read/write operation select bit. A read operation is ini-
tiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not
made, the chip will return to a standby state. The device will not acknowledge if the write protect
register has been programmed and the control code is 0110.
Write
Operations
BYTE WRITE: A write operation requires an 8-bit data word address following the device
address word and acknowledgment. Upon receipt of this address, the EEPROM will again
respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data
word, the EEPROM will output a zero and the addressing device, such as a microcontroller,
must terminate the write sequence with a stop condition. At this time the EEPROM enters an
internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this
write cycle and the EEPROM will not respond until the write is complete (see Figure 11 on page
12).
The device will acknowledge a write command, but not write the data, if the software or hard-
ware write protection has been enabled. The write cycle time must be observed even when the
write protection is enabled.
PAGE WRITE: The 2K device is capable of 16-byte page write.
A page write is initiated the same as a byte write, but the microcontroller does not send a stop
condition after the first data word is clocked in. Instead, after the EEPROM acknowledges
receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The
EEPROM will respond with a zero after each data word received. The microcontroller must ter-
minate the page write sequence with a stop condition (see Figure 12 on page 12).
The data word address lower four bits are internally incremented following the receipt of each
data word. The higher data word address bits are not incremented, retaining the memory page
row location. When the word address, internally generated, reaches the page boundary, the fol-
lowing byte is placed at the beginning of the same page. If more than sixteen data words are
transmitted to the EEPROM, the data word address will “roll over” and previous data will be
overwritten. The address “roll over” during write is from the last byte of the current page to the
first byte of the same page.
The device will acknowledge a write command, but not write the data, if the software or hard-
ware write protection has been enabled. The write cycle time must be observed even when the
write protection is enabled.
ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a
start condition followed by the device address word. The read/write bit is representative of the
operation desired. Only if the internal write cycle has completed will the EEPROM respond with
a zero allowing the read or write sequence to continue.
Write Protection The software write protection, once enabled, write protects only the first-half of the array (00H -
7FH) while the hardware write protection, via the WP pin, is used to protect the entire array.
7
5242B–SEEPR–01/09
PERMANENT SOFTWARE WRITE PROTECTION: The software write protection is enabled by
sending a command, similar to a normal write command, to the device which programs the per-
manent write protect register. This must be done with the WP pin low. The write protect register
is programmed by sending a write command with the device address of 0110 instead of 1010
with the address and data bit being don’t cares (see Figure 7 on page 8). Once the software
write protection has been enabled, the device will no longer acknowledge the 0110 control byte.
The software write protection cannot be reversed even if the device is powered down. The write
cycle time must be observed.
REVERSIBLE SOFTWARE WRITE PROTECTION: The reversible software write protection is
enabled by sending a command, similar to a normal write command, to the device which pro-
grams the reversible write protect register. This must be done with the WP pin low. The write
protect register is programmed by sending a write command 01100010 with pins A2 and A1 tied
to ground or don't connect and pin A0 connected to VHV (see Figure 8). The reversible write
protection can be reversed by sending a command 01100110 with pin A2 tied to ground or no
connect, pin A1 tied to VCC and pin A0 tied to VHV (see Figure 9).
HARDWARE WRITE PROTECTION: The WP pin can be connected to VCC, GND, or left float-
ing. Connecting the WP pin to VCC will write protect the entire array, regardless of whether or not
the software write protection has been enabled. The software write protection register cannot be
programmed when the WP pin is connected to VCC. If the WP pin is connected to GND or left
floating, the write protection mode is determined by the status of the software write protect
register.
Figure 7. Setting Permanent Write Protect Register (PSWP)
S
CONTROL
BYTE
WORD
ADDRESS
T
A
R
T
S
T
DATA
DATA
DATA
O
P
SDA LINE
0 1
1 0 A2 A1 A0 0
A
C
K
A
C
K
A
C
K
= Don't Care
Figure 8. Setting Reversible Write Protect Register (RSWP)
S
CONTROL
BYTE
WORD
ADDRESS
T
A
R
T
S
T
O
P
SDA LINE
0 1
1 0 0 0 1 0
A
C
K
A
C
K
A
C
K
= Don't Care
Figure 9. Clearing Reversible Write Protect Register (RSWP)
S
CONTROL
BYTE
WORD
ADDRESS
T
A
R
T
S
T
O
P
SDA LINE
0 1
1 0 0 1 1 0
A
C
K
A
C
K
A
C
K
= Don't Care
8
AT34C02C
5242B–SEEPR–01/09
AT34C02C
Table 6. Write Protection
Pin
A1
Preamble
RW
Command
Set PSWP
Set RSWP
Clear RSWP
A2
A2
0
A0
A0
B7
0
B6
1
B5
1
B4
0
B3
A2
0
B2
A1
0
B1
A0
1
B0
0
A1
0
VHV
VHV
0
1
1
0
0
0
1
0
1
1
0
0
1
1
0
Table 7. VHV
Min
Max
10
Units
VHV
7
V
Note:
VHV - VCC > 4.8V
Table 8. WP Connected to GND or Floating
WP Connected to GND or Floating
Permanent Write
Protect Register
Reversible Write
Protect Register
RSWP
Acknowledgment
from Device
Command
1010
R/W Bit
PSWP
Action from Device
R
W
W
W
X
Programmed
X
X
X
ACK
ACK
ACK
ACK
1010
Can write to second Half (80H - FFH) only
Can write to second Half (80H - FFH) only
Can write to full array
1010
Programmed
Not Programmed
1010
Not Programmed
STOP - Indicates permanent write protect register is
programmed
Read PSWP
Read PSWP
Set PSWP
Set PSWP
R
R
Programmed
Not Programmed
Programmed
X
X
X
X
No ACK
ACK
Read out data don't care. Indicates PSWP register
is not programmed
STOP - Indicates permanent write protect register is
programmed
W
W
No ACK
ACK
Program permanent write protect register
(irreversible)
Not Programmed
STOP - Indicates reversible write protect register is
programmed
Read RSWP
Read RSWP
Set RSWP
R
R
X
X
X
Programmed
Not Programmed
Programmed
No ACK
ACK
Read out data don't care. Indicates RSWP register
is not programmed
STOP - Indicates reversible write protect register is
programmed
W
No ACK
9
5242B–SEEPR–01/09
WP Connected to GND or Floating
Set RSWP
W
X
Not Programmed
X
ACK
Program reversible write protect register (reversible)
STOP - Indicates permanent write protect register is
programmed
Clear RSWP
W
Programmed
No ACK
Clear (unprogram) reversible write protect register
(reversible)
Clear RSWP
W
Not Programmed
X
ACK
Table 9. WP Connected to Vcc
WP Connected to Vcc
Permanent Write
Protect Register
PSWP
Reversible Write
Protect Register
RSWP
Acknowledgment
from Device
Command
1010
R/W Bit
Action from Device
Read array
R
X
X
X
X
ACK
ACK
1010
W
Device Write Protect
Read
PSWP
STOP - Indicates permanent write protect register is
programmed
R
R
Programmed
X
X
No ACK
ACK
Read
PSWP
Read out data don't care. Indicates PSWP register is
not programmed
Not Programmed
STOP - Indicates permanent write protect register is
programmed
Set PSWP
Set PSWP
W
W
Programmed
X
X
No ACK
ACK
Not Programmed
Cannot program write protect registers
Read
RSWP
STOP - Indicates reversible write protect register is
programmed
R
R
X
X
Programmed
No ACK
ACK
Read
RSWP
Read out data don't care. Indicates RSWP register is
not programmed
Not Programmed
STOP - Indicates reversible write protect register is
programmed
Set RSWP
Set RSWP
W
W
W
X
X
Programmed
Not Programmed
X
No ACK
ACK
Cannot program write protect registers
Clear
RSWP
STOP - Indicates permanent write protect register is
programmed
Programmed
No ACK
Clear
RSWP
W
Not Programmed
X
ACK
Cannot write to write protect registers
Read
Operations
Read operations are initiated the same way as write operations with the exception that the
read/write select bit in the device address word is set to one. There are three read operations:
current address read, random address read and sequential read.
CURRENT ADDRESS READ: The internal data word address counter maintains the last
address accessed during the last read or write operation, incremented by one. This address
stays valid between operations as long as the chip power is maintained. The address “roll over”
during read is from the last byte of the last memory page to the first byte of the first page.
10
AT34C02C
5242B–SEEPR–01/09
AT34C02C
Once the device address with the read/write select bit set to one is clocked in and acknowledged
by the EEPROM, the current address data word is serially clocked out. To end the command,
the microcontroller does not respond with an input zero but does generate a following stop con-
dition (see Figure 13 on page 12).
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data
word address. Once the device address word and data word address are clocked in and
acknowledged by the EEPROM, the microcontroller must generate another start condition. The
microcontroller now initiates a current address read by sending a device address with the
read/write select bit high. The EEPROM acknowledges the device address and serially clocks
out the data word. To end the command, the microcontroller does not respond with a zero but
does generate a following stop condition (see Figure 14 on page 12).
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a ran-
dom address read. After the microcontroller receives a data word, it responds with an
acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment
the data word address and serially clock out sequential data words. When the memory address
limit is reached, the data word address will “roll over” and the sequential read will continue. The
sequential read operation is terminated when the microcontroller does not respond with a zero
but does generate a following stop condition (see Figure 15 on page 13).
PERMANENT WRITE PROTECT REGISTER (PSWP) STATUS: To find out if the register has
been programmed, the same procedure is used as to program the register except that the
R/W bit is set to 1. If the device sends an acknowledge, then the permanent write protect
register has not been programmed. Otherwise, it has been programmed and the device is
permanently write protected at the first half of the array.
Table 10. PSWP Status
Pin
A1
Preamble
RW
B0
1
Command
A2
A0
B7
B6
B5
B4
B3
B2
B1
Read PSWP
A2
A1
A0
0
1
1
0
A2
A1
A0
REVERSIBLE WRITE PROTECT REGISTER(RSWP) STATUS: To find out if the register has
been programmed, the same procedure is used as to program the register except that the
R/W bit is set to 1. If the sends an device acknowledge, then the reversible write protect
register has not been programmed. Otherwise, it has been programmed and the device is
write protected (reversible) at the first half of the array.
Figure 10. Device Address
11
5242B–SEEPR–01/09
Figure 11. Byte Write
Figure 12. Page Write
Figure 13. Current Address Read
Figure 14. Random Read
12
AT34C02C
5242B–SEEPR–01/09
AT34C02C
Figure 15. Sequential Read
13
5242B–SEEPR–01/09
AT34C02C Ordering Information
Ordering Code
Package
Operation Range
AT34C02CN-SP25-B(1) (NiPdAu Lead Finish)
AT34C02CN-SP25-T(2) (NiPdAu Lead Finish)
AT34C02C-TP25-B(1) (NiPdAu Lead Finish)
AT34C02C-TP25-T(2) (NiPdAu Lead Finish)
8S1
8S1
8A2
8A2
Lead-free/Halogen-free/NiPdAu Lead Finish
Automotive Temperature
(–40°C to125°C)
Notes: 1. “-B” denotes bulk.
2. “-T” denotes tape and reel. SOIC = 4K per reel; TSSOP = 5K per reel.
Package Type
8S1
8A2
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)
Options
–2.5
Low Voltage (2.5V to 5.5V)
14
AT34C02C
5242B–SEEPR–01/09
AT34C02C
Packaging Information
8S1 – JEDEC SOIC
C
1
E
E1
L
N
∅
Top View
End View
e
B
COMMON DIMENSIONS
(Unit of Measure = mm)
A
MIN
1.35
0.10
MAX
1.75
0.25
NOM
NOTE
SYMBOL
A1
A
–
–
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.00
3.99
6.20
C
D
E1
E
–
–
D
–
–
Side View
e
1.27 BSC
L
0.40
0˚
–
–
1.27
8˚
∅
Note:
These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.
10/7/03
REV.
TITLE
DRAWING NO.
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
8S1
B
R
Small Outline (JEDEC SOIC)
15
5242B–SEEPR–01/09
8A2 – TSSOP
3
2 1
Pin 1 indicator
this corner
E1
E
L1
N
L
Top View
End View
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
MAX
NOM
3.00
NOTE
SYMBOL
D
2.90
3.10
2, 5
A
b
E
6.40 BSC
4.40
E1
A
4.30
–
4.50
1.20
1.05
0.30
3, 5
4
–
A2
b
0.80
0.19
1.00
e
A2
–
D
e
0.65 BSC
0.60
L
0.45
0.75
Side View
L1
1.00 REF
Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances,
datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15 mm (0.006 in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm
(0.010 in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the
b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between
protrusion and adjacent lead is 0.07 mm.
5. Dimension D and E1 to be determined at Datum Plane H.
5/30/02
DRAWING NO.
TITLE
REV.
2325 Orchard Parkway
San Jose, CA 95131
8A2, 8-lead, 4.4 mm Body, Plastic
Thin Shrink Small Outline Package (TSSOP)
B
8A2
R
16
AT34C02C
5242B–SEEPR–01/09
AT34C02C
Revision History
Revision
Date
Comments
5242B
1/2009
Removed Preliminary status.
17
5242B–SEEPR–01/09
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Product Contact
Web Site
Technical Support
Sales Contact
www.atmel.com
s_eeprom@atmel.com
www.atmel.com/contacts
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
©2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, are registered trademarks or trademarks of
Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
5242B–SEEPR–01/09
相关型号：
AT34C02C-TP25-T
Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect
ATMEL
AT34C02CN-SH-B
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect 2K (256 x 8)
ATMEL
AT34C02CN-SH-T
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect 2K (256 x 8)
ATMEL
AT34C02CN-SP25-B
Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect
ATMEL
AT34C02CN-SP25-T
Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect
ATMEL
AT34C02CU3-UU-T
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect 2K (256 x 8)
ATMEL
AT34C02CY6-YH-E
EEPROM, 256X8, Serial, CMOS, PDSO8, 2 X 3 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, HALOGEN AND LEAD FREE, PLASTIC, MO-229, UDFN-8
ATMEL
AT34C02CY6-YH-T
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect 2K (256 x 8)
ATMEL
AT34C02C_08
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect 2K (256 x 8)
ATMEL
AT34C02C_09
Two-wire Automotive Temperature Serial EEPROM with Permanent and Reversible Software Write Protect
ATMEL
©2020 ICPDF网 联系我们和版权申明