PD127H53VI [AMD]
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control; 128兆位(8M ×16位) CMOS 3.0伏只,页面模式同步读/写闪存增强型VersatileIOTM控制型号: | PD127H53VI |
厂家: | AMD |
描述: | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control |
文件: | 总68页 (文件大小:997K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Am29PDL127H
Data Sheet
RETIRED
PRODUCT
This product has been retired and is not recommended for designs. For new and current designs,
S29PL127J supersedes Am29PDL127H and is the factory-recommended migration path. Please refer
to the S29PL127J datasheet for specifications and ordering information. Availability of this document
is retained for reference and historical purposes only.
June 2005
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that
originally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appro-
priate, and changes will be noted in a revision summary.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number 26864 Revision A Amendment +6 Issue Date June 07, 2005
THIS PAGE LEFT INTENTIONALLY BLANK.
PRELIMINARY
Am29PDL127H
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write
Flash Memory with Enhanced VersatileIOTM Control
This product has been retired and is not recommended for designs. For new and current designs, S29PL127J supersedes Am29PDL127H and is the factory-recommended migration path.
Please refer to the S29PL127J datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
—
—
18 mA program/erase current
1 µA typical standby mode current
ARCHITECTURAL ADVANTAGES
■ 128 Mbit Page Mode device
—
Page size of 8 words: Fast page read access from random
locations within the page
SOFTWARE FEATURES
■ Software command-set compatible with JEDEC 42.4
■ Single power supply operation
standard
—
Full Voltage range: 2.7 to 3.6 volt read, erase, and program
operations for battery-powered applications
—
Backward compatible with Am29F and Am29LV families
■ CFI (Common Flash Interface) complaint
■ Simultaneous Read/Write Operation
—
Provides device-specific information to the system, allowing
host software to easily reconfigure for different Flash devices
—
Data can be continuously read from one bank while
executing erase/program functions in another bank
Zero latency switching from write to read operations
■ Erase Suspend / Erase Resume
—
—
Suspends an erase operation to allow read or program
operations in other sectors of same bank
■ FlexBank Architecture
—
4 separate banks, with up to two simultaneous operations
■ Unlock Bypass Program command
per device
—
Reduces overall programming time when issuing multiple
program command sequences
—
—
—
—
Bank A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank B: 48 Mbit (32 Kw x 96)
Bank C: 48 Mbit (32 Kw x 96)
HARDWARE FEATURES
Bank D: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
■ Ready/Busy# pin (RY/BY#)
■ Enhanced VersatileI/OTM (VIO) Control
—
Provides a hardware method of detecting program or erase
cycle completion
—
Output voltage generated and input voltages tolerated on all
control inputs and I/Os is determined by the voltage on the
VIO pin
■ Hardware reset pin (RESET#)
Hardware method to reset the device to reading array data
■ WP#/ ACC (Write Protect/Acceleration) input
—
—
VIO options at 1.8 V and 3 V I/O
■ SecSiTM (Secured Silicon) Sector region
—
At VIL, hardware level protection for the first and last two 4K
word sectors.
At VIH, allows removal of sector protection
At VHH, provides accelerated programming in a factory
setting
—
—
—
Up to 128 words accessible through a command sequence
—
—
Up to 64 factory-locked words
Up to 64 customer-lockable words
■ Both top and bottom boot blocks in one device
■ Manufactured on 0.13 µm process technology
■ 20-year data retention at 125°C
■ Persistent Sector Protection
—
A command sector protection method to lock combinations
of individual sectors and sector groups to prevent program or
erase operations within that sector
■ Minimum 1 million erase cycle guarantee per sector
—
Sectors can be locked and unlocked in-system at VCC level
■ Password Sector Protection
PERFORMANCE CHARACTERISTICS
—
A sophisticated sector protection method to lock
combinations of individual sectors and sector groups to
prevent program or erase operations within that sector using
a user-defined 64-bit password
■ High Performance
—
—
Page access times as fast as 20 ns
Random access times as fast as 55 ns
■ Power consumption (typical values at 10 MHz)
45 mA active read current
■ Package options
—
—
—
80-ball Fine-pitch BGA
Multi Chip Packages (MCP)
Publication# 26864 Rev: A Amendment/+6
Issue Date: June 07, 2005
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
P R E L I M I N A R Y
DISTINCTIVE CHARACTERISTICS
—
—
18 mA program/erase current
1 µA typical standby mode current
ARCHITECTURAL ADVANTAGES
■ 128 Mbit Page Mode device
—
Page size of 8 words: Fast page read access from random
locations within the page
SOFTWARE FEATURES
■ Software command-set compatible with JEDEC 42.4
■ Single power supply operation
standard
—
Full Voltage range: 2.7 to 3.6 volt read, erase, and program
operations for battery-powered applications
—
Backward compatible with Am29F and Am29LV families
■ CFI (Common Flash Interface) complaint
■ Simultaneous Read/Write Operation
—
Provides device-specific information to the system, allowing
host software to easily reconfigure for different Flash devices
—
Data can be continuously read from one bank while
executing erase/program functions in another bank
Zero latency switching from write to read operations
■ Erase Suspend / Erase Resume
—
—
Suspends an erase operation to allow read or program
operations in other sectors of same bank
■ FlexBank Architecture
—
4 separate banks, with up to two simultaneous operations
■ Unlock Bypass Program command
per device
—
Reduces overall programming time when issuing multiple
program command sequences
—
—
—
—
Bank A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank B: 48 Mbit (32 Kw x 96)
Bank C: 48 Mbit (32 Kw x 96)
HARDWARE FEATURES
Bank D: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
■ Ready/Busy# pin (RY/BY#)
■ Enhanced VersatileI/OTM (VIO) Control
—
Provides a hardware method of detecting program or erase
cycle completion
—
Output voltage generated and input voltages tolerated on all
control inputs and I/Os is determined by the voltage on the
VIO pin
■ Hardware reset pin (RESET#)
Hardware method to reset the device to reading array data
■ WP#/ ACC (Write Protect/Acceleration) input
—
—
VIO options at 1.8 V and 3 V I/O
■ SecSiTM (Secured Silicon) Sector region
—
At VIL, hardware level protection for the first and last two 4K
word sectors.
At VIH, allows removal of sector protection
At VHH, provides accelerated programming in a factory
setting
—
—
—
Up to 128 words accessible through a command sequence
—
—
Up to 64 factory-locked words
Up to 64 customer-lockable words
■ Both top and bottom boot blocks in one device
■ Manufactured on 0.13 µm process technology
■ 20-year data retention at 125°C
■ Persistent Sector Protection
—
A command sector protection method to lock combinations
of individual sectors and sector groups to prevent program or
erase operations within that sector
■ Minimum 1 million erase cycle guarantee per sector
—
Sectors can be locked and unlocked in-system at VCC level
■ Password Sector Protection
PERFORMANCE CHARACTERISTICS
—
A sophisticated sector protection method to lock
combinations of individual sectors and sector groups to
prevent program or erase operations within that sector using
a user-defined 64-bit password
■ High Performance
—
—
Page access times as fast as 20 ns
Random access times as fast as 55 ns
■ Power consumption (typical values at 10 MHz)
45 mA active read current
■ Package options
—
—
—
80-ball Fine-pitch BGA
Multi Chip Packages (MCP)
2
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29PDL127H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords. The device is offered in an 80-ball
Fine-pitch BGA package, and various multi-chip packages.
The word-wide data (x16) appears on DQ15-DQ0. This de-
vice can be programmed in-system or in standard EPROM
programmers. A 12.0 V VPP is not required for write or erase
operations.
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The device offers fast page access times of 20 to 30 ns, with
corresponding random access times of 55 to 70 ns, respec-
tively, allowing high speed microprocessors to operate with-
out wait states. To eliminate bus contention the device has
separate chip enable (CE#), write enable (WE#) and output
enable (OE#) controls. Simultaneous Read/Write Operation
with Zero Latency
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or ac-
cept another command.
The Simultaneous Read/Write architecture provides simul-
taneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improv-
ing system performance.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low VCC de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combina-
tion of sectors of memory. This can be achieved in-system or
via programming equipment.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
Bank
Sectors
A
B
C
D
16 Mbit (4 Kw x 8 and 32 Kw x 31)
48 Mbit (32 Kw x 96)
48 Mbit (32 Kw x 96)
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Page Mode Features
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
The page size is 8 words. After initial page access is accom-
plished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.6 V or 2.7 V to 3.3 V) for both read and write functions.
Internally generated and regulated voltages are provided for
the program and erase operations.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Com-
June 07, 2005
Am29PDL127H
3
P R E L I M I N A R Y
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Simultaneous Operation Block Diagram . . . . . . . 6
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 7
Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information. . . . . . . . . . . . . . . . . . . . . . . 9
Device Bus Operations . . . . . . . . . . . . . . . . . . . . 10
Table 1. Am29PDL127H Device Bus Operations ...........................10
Requirements for Reading Array Data ...................................10
Random Read (Non-Page Read) ........................................... 10
Page Mode Read .................................................................... 10
Table 2. Page Select .......................................................................11
Simultaneous Operation .........................................................11
Table 3. Bank Select .......................................................................11
Writing Commands/Command Sequences ............................11
Accelerated Program Operation .............................................11
Autoselect Functions .............................................................. 11
Automatic Sleep Mode ...........................................................12
RESET#: Hardware Reset Pin ...............................................12
Output Disable Mode .............................................................. 12
Table 4. Am29PDL127H Sector Architecture ..................................13
Table 5. SecSiTM Sector Addresses ...............................................20
Table 6. Autoselect Codes (High Voltage Method) ........................21
Table 7. Am29PDL127H Boot Sector/Sector Block Addresses for
Protection/Unprotection ...................................................................22
Sector Protection. . . . . . . . . . . . . . . . . . . . . . . . . 23
Persistent Sector Protection ................................................... 23
Persistent Protection Bit (PPB) ...............................................23
Persistent Protection Bit Lock (PPB Lock) ............................. 23
Dynamic Protection Bit (DYB) ................................................ 23
Table 8. Sector Protection Schemes ...............................................24
Persistent Sector Protection Mode Locking Bit ...................... 24
Password Protection Mode ..................................................... 24
Password and Password Mode Locking Bit ........................... 25
64-bit Password ...................................................................... 25
Write Protect (WP#) ................................................................25
Persistent Protection Bit Lock .................................................25
High Voltage Sector Protection .............................................. 26
Figure 1. In-System Sector Protection/
Reset Command ..................................................................... 35
Autoselect Command Sequence ............................................35
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence .............................................................. 35
Word Program Command Sequence ...................................... 36
Unlock Bypass Command Sequence .....................................36
Figure 5. Program Operation ......................................................... 37
Chip Erase Command Sequence ........................................... 37
Sector Erase Command Sequence ........................................37
Figure 6. Erase Operation.............................................................. 38
Erase Suspend/Erase Resume Commands ...........................38
Password Program Command ................................................ 38
Password Verify Command .................................................... 39
Password Protection Mode Locking Bit Program Command .. 39
Persistent Sector Protection Mode Locking Bit Program
Command ............................................................................... 39
SecSi Sector Protection Bit Program Command .................... 39
PPB Lock Bit Set Command ...................................................39
DYB Write Command .............................................................39
Password Unlock Command .................................................. 40
PPB Program Command ........................................................40
All PPB Erase Command ........................................................40
DYB Write Command .............................................................40
PPB Lock Bit Set Command ...................................................40
PPB Status Command ............................................................ 40
PPB Lock Bit Status Command ..............................................40
Sector Protection Status Command .......................................40
Table 13. Memory Array Command Definitions ............................. 41
Table 14. Sector Protection Command Definitions ........................ 42
Write Operation Status. . . . . . . . . . . . . . . . . . . . . 43
DQ7: Data# Polling ................................................................. 43
Figure 7. Data# Polling Algorithm .................................................. 43
DQ6: Toggle Bit I ....................................................................44
Figure 8. Toggle Bit Algorithm........................................................ 44
DQ2: Toggle Bit II ................................................................... 45
Reading Toggle Bits DQ6/DQ2 ...............................................45
DQ5: Exceeded Timing Limits ................................................ 45
DQ3: Sector Erase Timer ....................................................... 45
Table 15. Write Operation Status ................................................... 46
Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 47
Figure 9. Maximum Negative Overshoot Waveform ...................... 47
Figure 10. Maximum Positive Overshoot Waveform...................... 47
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 48
Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 11. Test Setup.................................................................... 49
Table 16. Test Specifications ......................................................... 49
Figure 12. Input Waveforms and Measurement Levels ................. 49
AC Characteristic . . . . . . . . . . . . . . . . . . . . . . . . . 50
Read-Only Operations ...........................................................50
Figure 13. Read Operation Timings ............................................... 51
Figure 14. Page Read Operation Timings...................................... 51
Hardware Reset (RESET#) .................................................... 52
Figure 15. Reset Timings ............................................................... 52
Erase and Program Operations ..............................................53
Figure 16. Program Operation Timings.......................................... 54
Figure 17. Accelerated Program Timing Diagram.......................... 54
Figure 18. Chip/Sector Erase Operation Timings .......................... 55
Figure 19. Back-to-back Read/Write Cycle Timings ...................... 56
Sector Unprotection Algorithms ...................................................... 27
Temporary Sector Unprotect .................................................. 28
Figure 2. Temporary Sector Unprotect Operation........................... 28
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................ 28
Factory-Locked Area (64 words) ............................................28
Customer-Lockable Area (64 words) ......................................28
Figure 3. SecSi Sector Protection Algorithm................................... 29
SecSi Sector Protection Bits ...................................................30
Figure 4. SecSi Sector Protect Verify.............................................. 30
Hardware Data Protection ......................................................30
Low VCC Write Inhibit ............................................................ 30
Write Pulse “Glitch” Protection ...............................................30
Logical Inhibit .......................................................................... 30
Power-Up Write Inhibit ............................................................ 30
Common Flash Memory Interface (CFI) . . . . . . . 30
Command Definitions . . . . . . . . . . . . . . . . . . . . . 35
Reading Array Data ................................................................35
4
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Figure 20. Data# Polling Timings (During Embedded Algorithms).. 56
Erase And Programming Performance. . . . . . . . 62
Latchup Characteristics. . . . . . . . . . . . . . . . . . . . 62
BGA Pin Capacitance . . . . . . . . . . . . . . . . . . . . . . 62
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
VBB080—80-Ball Fine-pitch Ball Grid Array 11.5 x 9
Figure 21. Toggle Bit Timings (During Embedded Algorithms)....... 57
Figure 22. DQ2 vs. DQ6.................................................................. 57
Temporary Sector Unprotect .................................................. 58
Figure 23. Temporary Sector Unprotect Timing Diagram ............... 58
Figure 24. Sector/Sector Block Protect and
Unprotect Timing Diagram .............................................................. 59
Alternate CE# Controlled Erase and Program Operations ..... 60
Figure 25. Alternate CE# Controlled Write (Erase/Program)
mm package ...........................................................................63
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 64
Operation Timings........................................................................... 61
June 07, 2005
Am29PDL127H
5
P R E L I M I N A R Y
PRODUCT SELECTOR GUIDE
Part Number
Am29PDL127H
63
V
CC,VIO = 2.7–3.6 V
53
Speed Option
VCC = 2.7–3.6 V,
V
68
88
IO = 1.65–1.95 V
Max Access Time, ns (tACC
Max CE# Access, ns (tCE
Max Page Access, ns (tPACC
Max OE# Access, ns (tOE
)
55
60
65
65
85
)
70
)
20
25
30
30
)
BLOCK DIAGRAM
DQ15–DQ0
RY/BY# (See Note)
V
CC
V
Sector
SS
Switches
V
IO
Input/Output
Buffers
RESET#
WE#
Erase Voltage
Generator
State
Control
Command
Register
PGM Voltage
Generator
Chip Enable
Output Enable
Logic
CE#
OE#
Data Latch
Y-Gating
Y-Decoder
X-Decoder
V
Detector
Timer
CC
A22–A3
Cell Matrix
A2–A0
Note:RY/BY# is an open drain output.
6
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
SIMULTANEOUS OPERATION BLOCK DIAGRAM
V
V
CC
SS
OE#
Mux
Bank A
Bank A Address
A22–A0
X-Decoder
Bank B Address
RY/BY#
Bank B
X-Decoder
A22–A0
RESET#
STATE
CONTROL
&
COMMAND
REGISTER
Status
WE#
DQ15–DQ0
CE#
WP#/ACC
Control
Mux
X-Decoder
Bank C
DQ0–DQ15
Bank C Address
Bank D Address
X-Decoder
Bank D
A22–A0
Mux
June 07, 2005
Am29PDL127H
7
P R E L I M I N A R Y
CONNECTION DIAGRAMS
80-Ball Fine-pitch BGA
Top View, Balls Facing Down
A8
B8
C8
D8
E8
F8
G8
H8
J8
K8
L8
M8
NC
NC
NC
NC
A22
NC
VIO
VSS
NC
NC
NC
NC
A7
B7
C7
D7
E7
F7
G7
H7
J7
K7
L7
M7
NC
NC
NC
A13
A12
A14
A15
A16
NC
DQ15
VSS
NC
C6
A9
D6
A8
E6
F6
G6
H6
J6
K6
A10
A11
DQ7
DQ14
DQ13
DQ6
C5
D5
E5
F5
G5
H5
J5
K5
WE# RESET#
A21
A19
DQ5
DQ12
VCC
DQ4
C4 D4
E4
F4
G4
H4
J4
K4
RY/BY# WP#/ACC A18
A20
DQ2
DQ10
DQ11
DQ3
C3
A7
D3
E3
A6
F3
A5
G3
H3
J3
K3
A17
DQ0
DQ8
DQ9
DQ1
A2
B2
C2
A3
D2
A4
E2
A2
F2
A1
G2
A0
H2
J2
K2
L2
M2
NC
NC
NC
CE#
OE#
VSS
NC
A1
B1
C1
D1
E1
F1
G1
NC
H1
J1
K1
L1
M1
NC
NC
NC
NC
NC
NC
NC
VIO
NC
NC
NC
The package and/or data integrity may be compromised
if the package body is exposed to temperatures above
150°C for prolonged periods of time.
Special Package Handling Instructions
Special handling is required for Flash Memory products
in molded packages (TSOP, BGA, PDIP, SSOP, PLCC).
8
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
PIN DESCRIPTION
LOGIC SYMBOL
A22–A0
=
23-bit address bus for 128 Mb de-
vice. A9 supports 12 V autoselect in-
puts.
23
A22–A0
16
DQ15–DQ0
DQ15–DQ0 =
16-bit data inputs/outputs/float
Chip Enable Inputs
CE#
CE#
OE#
WE#
VSS
=
=
=
=
=
=
OE#
Output Enable Input
Write Enable
WE#
WP#/ACC
Device Ground
RESET#
RY/BY#
NC
Pin Not Connected Internally
RY/BY#
Ready/Busy output and open drain.
When RY/BY#= VIH, the device is
ready to accept read operations and
VIO (VCCQ
)
commands. When RY/BY#= VOL
,
the device is either executing an em-
bedded algorithm or the device is
executing a hardware reset opera-
tion.
WP#/ACC
=
Write Protect/Acceleration Input.
When WP/ACC#= VIL, the highest
and lowest two 4K-word sectors are
write protected regardless of other
sector protection configurations.
When WP/ACC#= VIH, these sector
are unprotected unless the DYB or
PPB is programmed. When
WP/ACC#= 12V, program and erase
operations are accelerated.
VIO
=
=
=
Input/Output Buffer Power Supply
(1.65 V to 1.95 V or 2.7 V to 3.6 V)
VCC
Chip Power Supply
(2.7 V to 3.6 V)
RESET#
Hardware Reset Pin
June 07, 2005
Am29PDL127H
9
P R E L I M I N A R Y
ORDERING INFORMATION
Standard Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of the following:
Am29PDL127
H
53
VK
I
OPTIONAL PROCESSING
Blank = Standard Processing
N
=
16-byte ESN devices
(Contact an AMD representative for more information)
TEMPERATURE RANGE
I
=
Industrial (–40°C to +85°C)
PACKAGE TYPE
VK
=
80-Ball Fine-pitch Ball Grid Array
0.8 mm pitch, 11.5 x 9 mm package (VBB080)
SPEED OPTION
See Product Selector Guide and Valid Combinations
Process Technology
H = 0.13 µm
DEVICE NUMBER/DESCRIPTION
Am29PDL127H
128 Megabit (8 M x 16-Bit) CMOS Flash Memory
3.0 Volt-only Read, Program, and Erase
Valid Combinations
Valid Combinations for BGA Packages
Speed
VIO
Range
Valid Combinations list configurations planned to be supported in
volume for this device. Consult the local AMD sales office to con-
firm availability of specific valid combinations and to check on
newly released combinations.
Order Number
Package Marking
(ns)
2.7–
3.6 V
Am29PDL127H53
VKI PD127H53V
55
2.7–
3.6 V
Am29PDL127H63
Am29PDL127H68
Am29PDL127H88
VKI PD127H63V
VKI PD127H68V
VKI PD127H88V
65
65
85
I
1.65–
1.95 V
1.65–
1.95 V
Note:
For the Am29PDL127H, the last digit of the speed grade specifies the
VIO range of the device. Speed grades ending in 3 (e.g., 53, 63) indicate
a 3 Volt VIO range. Speed ending in 8 (e.g., 68, 88) indicate a 1.8 Volt
VIO range. Contact AMD or Fujitsu for availability of 1.8V VIO range
devices.
10
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1. Am29PDL127H Device Bus Operations
Addresses
(A22–A0)
DQ15–
DQ0
Operation
CE#
L
OE#
L
WE#
H
RESET#
WP#/ACC
Read
Write
H
H
X
X
AIN
AIN
DOUT
DIN
L
H
L
VIO
0.3 V
VIO
0.3 V
Standby
X
X
X (Note 2)
X
High-Z
Output Disable
Reset
L
H
X
H
X
H
L
X
X
X
X
High-Z
High-Z
X
Temporary Sector Unprotect (High
Voltage)
X
X
X
VID
X
AIN
DIN
Legend: L = Logic Low = VIL, H = Logic High = VIH, VID = 11.5–12.5 V, VHH = 8.5–9.5 V, X = Don’t Care, SA = Sector Address,
IN = Address In, DIN = Data In, DOUT = Data Out
A
Notes:
1. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the High
Voltage Sector Protection section.
2. WP#/ACC must be high when writing to sectors 0, 1, 268, or 269.
Random Read (Non-Page Read)
Requirements for Reading Array Data
Address access time (tACC) is equal to the delay from
To read array data from the outputs, the system must
stable addresses to valid output data. The chip enable
drive the OE# and appropriate CE# pins to VIL. CE# is
access time (tCE) is the delay from the stable ad-
the power control. OE# is the output control and gates
dresses and stable CE# to valid data at the output in-
array data to the output pins. WE# should remain at
puts. The output enable access time is the delay from
VIH.
the falling edge of the OE# to valid data at the output
The internal state machine is set for reading array data
inputs (assuming the addresses have been stable for
upon device power-up, or after a hardware reset. This
at least tACC–tOE time).
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read oper-
ation. This mode provides faster read access speed
for random locations within a page. Address bits
A22–A3 select an 8 word page, and address bits
A2–A0 select a specific word within that page. This is
an asynchronous operation with the microprocessor
supplying the specific word location.
Refer to the AC Characteristics table for timing specifi-
cations and to Figure 11 for the timing diagram. ICC1 in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
The random or initial page access is tACC or tCE and
subsequent page read accesses (as long as the loca-
tions specified by the microprocessor falls within that
page) is equivalent to tPACC. When CE# is deasserted
(CE#=VIH), the reassertion of CE# for subsequent ac-
June 07, 2005
Am29PDL127H
11
P R E L I M I N A R Y
cess has access time of tACC or tCE. Here again, CE#
programming data to the device using both standard
and Unlock Bypass command sequences.
selects the device and OE# is the output control and
should be used to gate data to the output inputs if the
device is selected. Fast page mode accesses are ob-
tained by keeping A22–A3 constant and changing
A2–A0 to select the specific word within that page.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Table 4 indicates the address
space that each sector occupies. A “bank address” is
the address bits required to uniquely select a bank.
Similarly, a “sector address” refers to the address bits
required to uniquely select a sector. The “Command
Definitions” section has details on erasing a sector or
the entire chip, or suspending/resuming the erase op-
eration.
Table 2. Page Select
Word
A2
0
A1
0
A0
0
Word 0
Word 1
Word 2
Word 3
Word 4
Word 5
Word 6
Word 7
ICC2 in the DC Characteristics table represents the ac-
tive current specification for the write mode. The AC
Characteristics section contains timing specification
tables and timing diagrams for write operations.
0
0
1
0
1
0
0
1
1
Accelerated Program Operation
1
0
0
The device offers accelerated program operations
through the ACC function. This function is primarily in-
tended to allow faster manufacturing throughput at the
factory.
1
0
1
1
1
0
1
1
1
If the system asserts VHH on this pin, the device auto-
matically enters the aforementioned Unlock Bypass
mode, temporarily unprotects any protected sectors,
and uses the higher voltage on the pin to reduce the
time required for program operations. The system
would use a two-cycle program command sequence
as required by the Unlock Bypass mode. Removing
VHH from the WP#/ACC pin returns the device to nor-
mal operation. Note that VHH must not be asserted on
WP#/ACC for operations other than accelerated pro-
gramming, or device damage may result. In addition,
the WP#/ACC pin should be raised to VCC when not in
use. That is, the WP#/ACC pin should not be left float-
ing or unconnected; inconsistent behavior of the de-
vice may result.
Simultaneous Operation
In addition to the conventional features (read, pro-
gram, erase-suspend read, and erase-suspend pro-
gram), the device is capable of reading data from one
bank of memory while a program or erase operation is
in progress in another bank of memory (simultaneous
operation). The bank can be selected by bank ad-
dresses (A22–A20) with zero latency.
The simultaneous operation can execute multi-func-
tion mode in the same bank.
Table 3. Bank Select
Bank
A22–A20
000
Autoselect Functions
If the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ15–DQ0. Standard read cycle timings apply in
this mode. Refer to the Autoselect Mode and Autose-
lect Command Sequence sections for more informa-
tion.
Bank A
Bank B
Bank C
Bank D
001, 010, 011
100, 101, 110
111
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
Standby Mode
When the system is not reading or writing to the de-
vice, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced,
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device features an Unlock Bypass mode to facili-
tate faster programming. Once a bank enters the Un-
lock Bypass mode, only two write cycles are required
to program a word, instead of four. The “Word Pro-
gram Command Sequence” section has details on
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at VIO 0.3 V.
12
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
(Note that this is a more restricted voltage range than
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
VIH.) If CE# and RESET# are held at VIH, but not within
VIO 0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device re-
quires standard access time (tCE) for read access
when the device is in either of these standby modes,
before it is ready to read data.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at VSS 0.3 V, the device
draws CMOS standby current (ICC4). If RESET# is held
at VIL but not within VSS 0.3 V, the standby current will
be greater.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
ICC3 in the DC Characteristics table represents the
CMOS standby current specification.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device en-
ergy consumption. The device automatically enables
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of tREADY (during Embedded Algorithms). The sys-
tem can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
within a time of tREADY (not during Embedded Algo-
rithms). The system can read data tRH after the RE-
SET# pin returns to VIH.
this mode when addresses remain stable for tACC
+
150 ns. The automatic sleep mode is independent of
the CE#, WE#, and OE# control signals. Standard ad-
dress access timings provide new data when ad-
dresses are changed. While in sleep mode, output
data is latched and always available to the system.
Note that during automatic sleep mode, OE# must be
at VIH before the device reduces current to the stated
sleep mode specification. ICC5 in the DC Characteris-
tics table represents the automatic sleep mode current
specification.
Refer to the AC Characteristic tables for RESET# pa-
rameters and to Figure 15 for the timing diagram.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of re-
setting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of tRP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
Output Disable Mode
When the OE# input is at VIH, output from the device is
disabled. The output pins (except for RY/BY#) are
placed in the highest Impedance state
June 07, 2005
Am29PDL127H
13
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA0
Sector Address (A22-A12)
00000000000
00000000001
00000000010
00000000011
00000000100
00000000101
00000000110
00000000111
00000001XXX
00000010XXX
00000011XXX
00000100XXX
00000101XXX
00000110XXX
00000111XXX
00001000XXX
00001001XXX
00001010XXX
00001011XXX
00001100XXX
00001101XXX
00001110XXX
00001111XXX
00010000XXX
00010001XXX
00010010XXX
00010011XXX
00010100XXX
00010101XXX
00010110XXX
00010111XXX
00011000XXX
00011001XXX
00011010XXX
00011011XXX
00011100XXX
00011101XXX
00011110XXX
00011111XXX
Sector Size (Kwords)
Address Range (x16)
000000h–000FFFh
001000h–001FFFh
002000h–002FFFh
003000h–003FFFh
004000h–004FFFh
005000h–005FFFh
006000h–006FFFh
007000h–007FFFh
008000h–00FFFFh
010000h–017FFFh
018000h–01FFFFh
020000h–027FFFh
028000h–02FFFFh
030000h–037FFFh
038000h–03FFFFh
040000h–047FFFh
048000h–04FFFFh
050000h–057FFFh
058000h–05FFFFh
060000h–067FFFh
068000h–06FFFFh
070000h–077FFFh
078000h–07FFFFh
080000h–087FFFh
088000h–08FFFFh
090000h–097FFFh
098000h–09FFFFh
0A0000h–0A7FFFh
0A8000h–0AFFFFh
0B0000h–0B7FFFh
0B8000h–0BFFFFh
0C0000h–0C7FFFh
0C8000h–0CFFFFh
0D0000h–0D7FFFh
0D8000h–0DFFFFh
0E0000h–0E7FFFh
0E8000h–0EFFFFh
0F0000h–0F7FFFh
0F8000h–0FFFFFh
4
SA1
4
SA2
4
SA3
4
SA4
4
SA5
4
SA6
4
SA7
4
SA8
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
SA9
SA10
SA11
SA12
SA13
SA14
SA15
SA16
SA17
SA18
SA19
SA20
SA21
SA22
SA23
SA24
SA25
SA26
SA27
SA28
SA29
SA30
SA31
SA32
SA33
SA34
SA35
SA36
SA37
SA38
14
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA39
SA40
SA41
SA42
SA43
SA44
SA45
SA46
SA47
SA48
SA49
SA50
SA51
SA52
SA53
SA54
SA55
SA56
SA57
SA58
SA59
SA60
SA61
SA62
SA63
SA64
SA65
SA66
SA67
SA68
SA69
SA70
SA71
SA72
SA73
SA74
SA75
SA76
SA77
SA78
Sector Address (A22-A12)
00100000XXX
00100001XXX
00100010XXX
00100011XXX
00100100XXX
00100101XXX
00100110XXX
00100111XXX
00101000XXX
00101001XXX
00101010XXX
00101011XXX
00101100XXX
00101101XXX
00101110XXX
00101111XXX
00110000XXX
00110001XXX
00110010XXX
00110011XXX
00110100XXX
00110101XXX
00110110XXX
00110111XXX
00111000XXX
00111001XXX
00111010XXX
00111011XXX
00111100XXX
00111101XXX
00111110XXX
00111111XXX
01000000XXX
01000001XXX
01000010XXX
01000011XXX
01000100XXX
01000101XXX
01000110XXX
01000111XXX
Sector Size (Kwords)
Address Range (x16)
100000h–107FFFh
108000h–10FFFFh
110000h–117FFFh
118000h–11FFFFh
120000h–127FFFh
128000h–12FFFFh
130000h–137FFFh
138000h–13FFFFh
140000h–147FFFh
148000h–14FFFFh
150000h–157FFFh
158000h–15FFFFh
160000h–167FFFh
168000h–16FFFFh
170000h–177FFFh
178000h–17FFFFh
180000h–187FFFh
188000h–18FFFFh
190000h–197FFFh
198000h–19FFFFh
1A0000h–1A7FFFh
1A8000h–1AFFFFh
1B0000h–1B7FFFh
1B8000h–1BFFFFh
1C0000h–1C7FFFh
1C8000h–1CFFFFh
1D0000h–1D7FFFh
1D8000h–1DFFFFh
1E0000h–1E7FFFh
1E8000h–1EFFFFh
1F0000h–1F7FFFh
1F8000h–1FFFFFh
200000h–207FFFh
208000h–20FFFFh
210000h–217FFFh
218000h–21FFFFh
220000h–227FFFh
228000h–22FFFFh
230000h–237FFFh
238000h–23FFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
June 07, 2005
Am29PDL127H
15
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA79
Sector Address (A22-A12)
01001000XXX
01001001XXX
01001010XXX
01001011XXX
01001100XXX
01001101XXX
01001110XXX
01001111XXX
01010000XXX
01010001XXX
01010010XXX
01010011XXX
01010100XXX
01010101XXX
01010110XXX
01010111XXX
01011000XXX
01011001XXX
01011010XXX
01011011XXX
01011100XXX
01011101XXX
01011110XXX
01011111XXX
01100000XXX
01100001XXX
01100010XXX
01100011XXX
01100100XXX
01100101XXX
01100110XXX
01100111XXX
01101000XXX
01101001XXX
01101010XXX
01101011XXX
01101100XXX
01101101XXX
01101110XXX
01101111XXX
Sector Size (Kwords)
Address Range (x16)
240000h–247FFFh
248000h–24FFFFh
250000h–257FFFh
258000h–25FFFFh
260000h–267FFFh
268000h–26FFFFh
270000h–277FFFh
278000h–27FFFFh
280000h–287FFFh
288000h–28FFFFh
290000h–297FFFh
298000h–29FFFFh
2A0000h–2A7FFFh
2A8000h–2AFFFFh
2B0000h–2B7FFFh
2B8000h–2BFFFFh
2C0000h–2C7FFFh
2C8000h–2CFFFFh
2D0000h–2D7FFFh
2D8000h–2DFFFFh
2E0000h–2E7FFFh
2E8000h–2EFFFFh
2F0000h–2F7FFFh
2F8000h–2FFFFFh
300000h–307FFFh
308000h–30FFFFh
310000h–317FFFh
318000h–31FFFFh
320000h–327FFFh
328000h–32FFFFh
330000h–337FFFh
338000h–33FFFFh
340000h–347FFFh
348000h–34FFFFh
350000h–357FFFh
358000h–35FFFFh
360000h–367FFFh
368000h–36FFFFh
370000h–377FFFh
378000h–37FFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
SA80
SA81
SA82
SA83
SA84
SA85
SA86
SA87
SA88
SA89
SA90
SA91
SA92
SA93
SA94
SA95
SA96
SA97
SA98
SA99
SA100
SA101
SA102
SA103
SA104
SA105
SA106
SA107
SA108
SA109
SA110
SA111
SA112
SA113
SA114
SA115
SA116
SA117
SA118
16
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA119
SA120
SA121
SA122
SA123
SA124
SA125
SA126
SA127
SA128
SA129
SA130
SA131
SA132
SA133
SA134
SA135
SA136
SA137
SA138
SA139
SA140
SA141
SA142
SA143
SA144
SA145
SA146
SA147
SA148
SA149
SA150
SA151
SA152
SA153
SA154
SA155
SA156
SA157
SA158
Sector Address (A22-A12)
01110000XXX
01110001XXX
01110010XXX
01110011XXX
01110100XXX
01110101XXX
01110110XXX
01110111XXX
01111000XXX
01111001XXX
01111010XXX
01111011XXX
01111100XXX
01111101XXX
01111110XXX
01111111XXX
10000000XXX
10000001XXX
10000010XXX
10000011XXX
10000100XXX
10000101XXX
10000110XXX
10000111XXX
10001000XXX
10001001XXX
10001010XXX
10001011XXX
10001100XXX
10001101XXX
10001110XXX
10001111XXX
10010000XXX
10010001XXX
10010010XXX
10010011XXX
10010100XXX
10010101XXX
10010110XXX
10010111XXX
Sector Size (Kwords)
Address Range (x16)
380000h–387FFFh
388000h–38FFFFh
390000h–397FFFh
398000h–39FFFFh
3A0000h–3A7FFFh
3A8000h–3AFFFFh
3B0000h–3B7FFFh
3B8000h–3BFFFFh
3C0000h–3C7FFFh
3C8000h–3CFFFFh
3D0000h–3D7FFFh
3D8000h–3DFFFFh
3E0000h–3E7FFFh
3E8000h–3EFFFFh
3F0000h–3F7FFFh
3F8000h–3FFFFFh
400000h–407FFFh
408000h–40FFFFh
410000h–417FFFh
418000h–41FFFFh
420000h–427FFFh
428000h–42FFFFh
430000h–437FFFh
438000h–43FFFFh
440000h–447FFFh
448000h–44FFFFh
450000h–457FFFh
458000h–45FFFFh
460000h–467FFFh
468000h–46FFFFh
470000h–477FFFh
478000h–47FFFFh
480000h–487FFFh
488000h–48FFFFh
490000h–497FFFh
498000h–49FFFFh
4A0000h–4A7FFFh
4A8000h–4AFFFFh
4B0000h–4B7FFFh
4B8000h–4BFFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
June 07, 2005
Am29PDL127H
17
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA159
SA160
SA161
SA162
SA163
SA164
SA165
SA166
SA167
SA168
SA169
SA170
SA171
SA172
SA173
SA174
SA175
SA176
SA177
SA178
SA179
SA180
SA181
SA182
SA183
SA184
SA185
SA186
SA187
SA188
SA189
SA190
SA191
SA192
SA193
SA194
SA195
SA196
SA197
SA198
Sector Address (A22-A12)
10011000XXX
10011001XXX
10011010XXX
10011011XXX
10011100XXX
10011101XXX
10011110XXX
10011111XXX
10100000XXX
10100001XXX
10100010XXX
10100011XXX
10100100XXX
10100101XXX
10100110XXX
10100111XXX
10101000XXX
10101001XXX
10101010XXX
10101011XXX
10101100XXX
10101101XXX
10101110XXX
10101111XXX
10110000XXX
10110001XXX
10110010XXX
10110011XXX
10110100XXX
10110101XXX
10110110XXX
10110111XXX
10111000XXX
10111001XXX
10111010XXX
10111011XXX
10111100XXX
10111101XXX
10111110XXX
10111111XXX
Sector Size (Kwords)
Address Range (x16)
4C0000h–4C7FFFh
4C8000h–4CFFFFh
4D0000h–4D7FFFh
4D8000h–4DFFFFh
4E0000h–4E7FFFh
4E8000h–4EFFFFh
4F0000h–4F7FFFh
4F8000h–4FFFFFh
500000h–507FFFh
508000h–50FFFFh
510000h–517FFFh
518000h–51FFFFh
520000h–527FFFh
528000h–52FFFFh
530000h–537FFFh
538000h–53FFFFh
540000h–547FFFh
548000h–54FFFFh
550000h–557FFFh
558000h–15FFFFh
560000h–567FFFh
568000h–56FFFFh
570000h–577FFFh
578000h–57FFFFh
580000h–587FFFh
588000h–58FFFFh
590000h–597FFFh
598000h–59FFFFh
5A0000h–5A7FFFh
5A8000h–5AFFFFh
5B0000h–5B7FFFh
5B8000h–5BFFFFh
5C0000h–5C7FFFh
5C8000h–5CFFFFh
5D0000h–5D7FFFh
5D8000h–5DFFFFh
5E0000h–5E7FFFh
5E8000h–5EFFFFh
5F0000h–5F7FFFh
5F8000h–5FFFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
18
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA199
SA200
SA201
SA202
SA203
SA204
SA205
SA206
SA207
SA208
SA209
SA210
SA211
SA212
SA213
SA214
SA215
SA216
SA217
SA218
SA219
SA220
SA221
SA222
SA223
SA224
SA225
SA226
SA227
SA228
SA229
SA230
Sector Address (A22-A12)
11000000XXX
11000001XXX
11000010XXX
11000011XXX
11000100XXX
11000101XXX
11000110XXX
11000111XXX
11001000XXX
11001001XXX
11001010XXX
11001011XXX
11001100XXX
11001101XXX
11001110XXX
11001111XXX
11010000XXX
11010001XXX
11010010XXX
11010011XXX
11010100XXX
11010101XXX
11010110XXX
11010111XXX
11011000XXX
11011001XXX
11011010XXX
11011011XXX
11011100XXX
11011101XXX
11011110XXX
11011111XXX
Sector Size (Kwords)
Address Range (x16)
600000h–607FFFh
608000h–60FFFFh
610000h–617FFFh
618000h–61FFFFh
620000h–627FFFh
628000h–62FFFFh
630000h–637FFFh
638000h–63FFFFh
640000h–647FFFh
648000h–64FFFFh
650000h–657FFFh
658000h–65FFFFh
660000h–667FFFh
668000h–66FFFFh
670000h–677FFFh
678000h–67FFFFh
680000h–687FFFh
688000h–68FFFFh
690000h–697FFFh
698000h–69FFFFh
6A0000h–6A7FFFh
6A8000h–6AFFFFh
6B0000h–6B7FFFh
6B8000h–6BFFFFh
6C0000h–6C7FFFh
6C8000h–6CFFFFh
6D0000h–6D7FFFh
6D8000h–6DFFFFh
6E0000h–6E7FFFh
6E8000h–6EFFFFh
6F0000h–6F7FFFh
6F8000h–6FFFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
June 07, 2005
Am29PDL127H
19
P R E L I M I N A R Y
Table 4. Am29PDL127H Sector Architecture
Bank
Sector
SA231
SA232
SA233
SA234
SA235
SA236
SA237
SA238
SA239
SA240
SA241
SA242
SA243
SA244
SA245
SA246
SA247
SA248
SA249
SA250
SA251
SA252
SA253
SA254
SA255
SA256
SA257
SA258
SA259
SA260
SA261
SA262
SA263
SA264
SA265
SA266
SA267
SA268
SA269
Sector Address (A22-A12)
11100000XXX
11100001XXX
11100010XXX
11100011XXX
11100100XXX
11100101XXX
11100110XXX
11100111XXX
11101000XXX
11101001XXX
11101010XXX
11101011XXX
11101100XXX
11101101XXX
11101110XXX
11101111XXX
11110000XXX
11110001XXX
11110010XXX
11110011XXX
11110100XXX
11110101XXX
11110110XXX
11110111XXX
11111000XXX
11111001XXX
11111010XXX
11111011XXX
11111100XXX
11111101XXX
11111110XXX
11111111000
11111111001
11111111010
11111111011
11111111100
11111111101
11111111110
11111111111
Sector Size (Kwords)
Address Range (x16)
700000h–707FFFh
708000h–70FFFFh
710000h–717FFFh
718000h–71FFFFh
720000h–727FFFh
728000h–72FFFFh
730000h–737FFFh
738000h–73FFFFh
740000h–747FFFh
748000h–74FFFFh
750000h–757FFFh
758000h–75FFFFh
760000h–767FFFh
768000h–76FFFFh
770000h–777FFFh
778000h–77FFFFh
780000h–787FFFh
788000h–78FFFFh
790000h–797FFFh
798000h–79FFFFh
7A0000h–7A7FFFh
7A8000h–7AFFFFh
7B0000h–7B7FFFh
7B8000h–7BFFFFh
7C0000h–7C7FFFh
7C8000h–7CFFFFh
7D0000h–7D7FFFh
7D8000h–7DFFFFh
7E0000h–7E7FFFh
7E8000h–7EFFFFh
7F0000h–7F7FFFh
7F8000h–7F8FFFh
7F9000h–7F9FFFh
7FA000h–7FAFFFh
7FB000h–7FBFFFh
7FC000h–7FCFFFh
7FD000h–7FDFFFh
7FE000h–7FEFFFh
7FF000h–7FFFFFh
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
4
4
4
4
4
4
4
4
20
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 5. SecSiTM Sector Addresses
Table 4). Table 6 shows the remaining address bits
that are don’t care. When all necessary bits have been
set as required, the programming equipment may then
read the corresponding identifier code on DQ7–DQ0.
However, the autoselect codes can also be accessed
in-system through the command register, for instances
when the device is erased or programmed in a system
without access to high voltage on the A9 pin. The com-
mand sequence is illustrated in Table 13. Note that if a
Bank Address (BA) on address bits A22–A20 is as-
serted during the third write cycle of the autoselect
command, the host system can read autoselect data
that bank and then immediately read array data from
the other bank, without exiting the autoselect mode.
Sector Size
128 words
64 words
Address Range
Am29PDL127H
Factory-Locked Area
Customer-Lockable Area
000000h–00007Fh
000000h-00003Fh
000040h-00007Fh
64 words
Autoselect Mode
The autoselect mode provides manufacturer and de-
vice identification, and sector protection verification,
through identifier codes output on DQ7–DQ0. This
mode is primarily intended for programming equip-
ment to automatically match a device to be pro-
grammed with its corresponding programming
algorithm. However, the autoselect codes can also be
accessed in-system through the command register.
To access the autoselect codes in-system, the host
system can issue the autoselect command via the
command register, as shown in Table 13. This method
does not require VID. Refer to the Autoselect Com-
mand Sequence section for more information.
When using programming equipment, the autoselect
mode requires VID on address pin A9. Address pins
must be as shown in Table 6. In addition, when verify-
ing sector protection, the sector address must appear
on the appropriate highest order address bits (see
June 07, 2005
Am29PDL127H
21
P R E L I M I N A R Y
Table 6. Autoselect Codes (High Voltage Method)
A22
to
A5
to
DQ15
Description
CE#
OE#
WE#
A12
A10
A9
A8
A7
A6
A4
A3
A2
A1
A0
to DQ0
Manufacturer ID:
AMD
VID
L
L
H
X
X
X
X
L
L
X
L
L
L
L
L
0001h
227Eh
2220
Read
Cycle 1
L
L
L
L
L
H
H
L
L
H
H
L
L
H
H
H
H
L
Read
Cycle 2
VID
L
H
X
X
L
L
Read
Cycle 3
H
L
2200h
Sector Protection
Verification
0001h (protected),
0000h (unprotected)
VID
VID
L
L
H
H
SA
X
X
X
X
X
L
L
L
L
00C0h (factory and
customer locked),
0080h (factory locked)
SecSi Indicator Bit
(DQ7, DQ6)
L
X
X
L
L
H
H
Legend: L = Logic Low = VIL, H = Logic High = VIH, BA = Bank Address, SA = Sector Address, X = Don’t care. Note: The autoselect codes may also
be accessed in-system via command sequences
22
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 7. Am29PDL127H Boot Sector/Sector Block
Sector/
Sector
A22-A12
Addresses for Protection/Unprotection
Sector Block Size
SA131-SA134
SA135-SA138
SA139-SA142
SA143-SA146
SA147-SA150
SA151-SA154
SA155-SA158
SA159-SA162
SA163-SA166
SA167-SA170
SA171-SA174
SA175-SA178
SA179-SA182
SA183-SA186
SA187-SA190
SA191-SA194
SA195-SA198
SA199-SA202
SA203-SA206
SA207-SA210
SA211-SA214
SA215-SA218
SA219-SA222
SA223-SA226
SA227-SA230
SA231-SA234
SA235-SA238
SA239-SA242
SA243-SA246
SA247-SA250
SA251-SA254
SA255-SA258
011111XXXXX
100000XXXXX
100001XXXXX
100010XXXXX
100011XXXXX
100100XXXXX
100101XXXXX
100110XXXXX
100111XXXXX
101000XXXXX
101001XXXXX
101010XXXXX
101011XXXXX
101100XXXXX
101101XXXXX
101110XXXXX
101111XXXXX
110000XXXXX
110001XXXXX
110010XXXXX
110011XXXXX
110100XXXXX
110101XXXXX
110110XXXXX
110111XXXXX
111000XXXXX
111001XXXXX
111010XXXXX
111011XXXXX
111100XXXXX
111101XXXXX
111110XXXXX
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
Sector/
Sector
A22-A12
Sector Block Size
4 Kwords
SA0
SA1
SA2
SA3
SA4
SA5
SA6
SA7
00000000000
00000000001
00000000010
00000000011
00000000100
00000000101
00000000110
00000000111
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
00000001XXX
00000010XXX
00000011XXX
SA8-SA10
96 (3x32) Kwords
SA11-SA14
SA15-SA18
SA19-SA22
SA23-SA26
SA27-SA30
SA31-SA34
SA35-SA38
SA39-SA42
SA43-SA46
SA47-SA50
SA51-SA54
SA55-SA58
SA59-SA62
SA63-SA66
SA67-SA70
SA71-SA74
SA75-SA78
SA79-SA82
SA83-SA86
SA87-SA90
SA91-SA94
SA95-SA98
SA99-SA102
SA103-SA106
SA107-SA110
SA111-SA114
SA115-SA118
SA119-SA122
SA123-SA126
SA127-SA130
000001XXXXX
000010XXXXX
000011XXXXX
000100XXXXX
000101XXXXX
000110XXXXX
000111XXXXX
001000XXXXX
001001XXXXX
001010XXXXX
001011XXXXX
001100XXXXX
001101XXXXX
001110XXXXX
001111XXXXX
010000XXXXX
010001XXXXX
010010XXXXX
010011XXXXX
010100XXXXX
010101XXXXX
010110XXXXX
010111XXXXX
011000XXXXX
011001XXXXX
011010XXXXX
011011XXXXX
011100XXXXX
011101XXXXX
011110XXXXX
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
128 (4x32) Kwords
11111100XXX
11111101XXX
11111110XXX
SA259-SA261
96 (3x32) Kwords
SA262
SA263
SA264
SA265
SA266
SA267
SA268
SA269
11111111000
11111111001
11111111010
11111111011
11111111100
11111111101
11111111110
11111111111
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
4 Kwords
June 07, 2005
Am29PDL127H
23
P R E L I M I N A R Y
SECTOR PROTECTION
The Am29PDL127H features several levels of sector
protection, which can disable both the program and
erase operations in certain sectors or sector groups:
■ Persistently Locked—The sector is protected and
cannot be changed.
■ Dynamically Locked—The sector is protected and
can be changed by a simple command.
Persistent Sector Protection
■ Unlocked—The sector is unprotected and can be
A command sector protection method that replaces
the old 12 V controlled protection method.
changed by a simple command.
To achieve these states, three types of “bits” are used:
Password Sector Protection
A highly sophisticated protection method that requires
a password before changes to certain sectors or sec-
tor groups are permitted
Persistent Protection Bit (PPB)
A single Persistent (non-volatile) Protection Bit is as-
signed to a maximum four sectors (see the sector ad-
dress tables for specific sector protection groupings).
All 4 Kword boot-block sectors have individual sector
Persistent Protection Bits (PPBs) for greater flexibility.
Each PPB is individually modifiable through the PPB
Write Command.
WP# Hardware Protection
A write protect pin that can prevent program or erase
operations in sectors 0, 1, 268, and 269.
The WP# Hardware Protection feature is always avail-
able, independent of the software managed protection
method chosen.
The device erases all PPBs in parallel. If any PPB re-
quires erasure, the device must be instructed to pre-
program all of the sector PPBs prior to PPB erasure.
Otherwise, a previously erased sector PPBs can po-
tentially be over-erased. The flash device does not
have a built-in means of preventing sector PPBs
over-erasure.
Selecting a Sector Protection Mode
All parts default to operate in the Persistent Sector
Protection mode. The customer must then choose if
the Persistent or Password Protection method is most
desirable. There are two one-time programmable
non-volatile bits that define which sector protection
method will be used. If the Persistent Sector Protec-
tion method is desired, programming the Persistent
Sector Protection Mode Locking Bit permanently
sets the device to the Persistent Sector Protection
mode. If the Password Sector Protection method is de-
sired, programming the Password Mode Locking Bit
permanently sets the device to the Password Sector
Protection mode. It is not possible to switch between
the two protection modes once a locking bit has been
set. One of the two modes must be selected when
the device is first programmed. This prevents a pro-
gram or virus from later setting the Password Mode
Locking Bit, which would cause an unexpected shift
from the default Persistent Sector Protection Mode
into the Password Protection Mode.
Persistent Protection Bit Lock (PPB Lock)
The Persistent Protection Bit Lock (PPB Lock) is a glo-
bal volatile bit. When set to “1”, the PPBs cannot be
changed. When cleared (“0”), the PPBs are change-
able. There is only one PPB Lock bit per device. The
PPB Lock is cleared after power-up or hardware reset.
There is no command sequence to unlock the PPB
Lock.
Dynamic Protection Bit (DYB)
A volatile protection bit is assigned for each sector.
After power-up or hardware reset, the contents of all
DYBs is “0”. Each DYB is individually modifiable
through the DYB Write Command.
When the parts are first shipped, the PPBs are
cleared, the DYBs are cleared, and PPB Lock is de-
faulted to power up in the cleared state – meaning the
PPBs are changeable.
The device is shipped with all sectors unprotected.
AMD offers the option of programming and protecting
sectors at the factory prior to shipping the device
through AMD’s ExpressFlash™ Service. Contact an
AMD representative for details.
When the device is first powered on the DYBs power
up cleared (sectors not protected). The Protection
State for each sector is determined by the logical OR
of the PPB and the DYB related to that sector. For the
sectors that have the PPBs cleared, the DYBs control
whether or not the sector is protected or unprotected.
By issuing the DYB Write command sequences, the
DYBs will be set or cleared, thus placing each sector in
the protected or unprotected state. These are the
so-called Dynamic Locked or Unlocked states. They
are called dynamic states because it is very easy to
It is possible to determine whether a sector is pro-
tected or unprotected. See Autoselect Mode for de-
tails.
Persistent Sector Protection
The Persistent Sector Protection method replaces the
12 V controlled protection method in previous AMD
flash devices. This new method provides three differ-
ent sector protection states:
24
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
switch back and forth between the protected and un-
Table 8. Sector Protection Schemes
protected conditions. This allows software to easily
protect sectors against inadvertent changes yet does
not prevent the easy removal of protection when
changes are needed. The DYBs maybe set or cleared
as often as needed.
PPB
Lock
DYB
PPB
Sector State
Unprotected—PPB and DYB are
changeable
0
0
0
The PPBs allow for a more static, and difficult to
change, level of protection. The PPBs retain their state
across power cycles because they are non-volatile. In-
dividual PPBs are set with a command but must all be
cleared as a group through a complex sequence of
program and erasing commands. The PPBs are also
limited to 100 erase cycles.
Unprotected—PPB not
changeable, DYB is changeable
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
0
0
0
1
1
1
Protected—PPB and DYB are
changeable
The PPB Lock bit adds an additional level of protec-
tion. Once all PPBs are programmed to the desired
settings, the PPB Lock may be set to “1”. Setting the
PPB Lock disables all program and erase commands
to the non-volatile PPBs. In effect, the PPB Lock Bit
locks the PPBs into their current state. The only way to
clear the PPB Lock is to go through a power cycle.
System boot code can determine if any changes to the
PPB are needed; for example, to allow new system
code to be downloaded. If no changes are needed
then the boot code can set the PPB Lock to disable
any further changes to the PPBs during system opera-
tion.
Protected—PPB not
changeable, DYB is changeable
Table 8 contains all possible combinations of the DYB,
PPB, and PPB lock relating to the status of the sector.
In summary, if the PPB is set, and the PPB lock is set,
the sector is protected and the protection can not be
removed until the next power cycle clears the PPB
lock. If the PPB is cleared, the sector can be dynami-
cally locked or unlocked. The DYB then controls
whether or not the sector is protected or unprotected.
The WP#/ACC write protect pin adds a final level of
hardware protection to sectors 0, 1, 268, and 269.
When this pin is low it is not possible to change the
contents of these sectors. These sectors generally
hold system boot code. The WP#/ACC pin can prevent
any changes to the boot code that could override the
choices made while setting up sector protection during
system initialization.
If the user attempts to program or erase a protected
sector, the device ignores the command and returns to
read mode. A program command to a protected sector
enables status polling for approximately 1 µs before
the device returns to read mode without having modi-
fied the contents of the protected sector. An erase
command to a protected sector enables status polling
for approximately 50 µs after which the device returns
to read mode without having erased the protected sec-
tor.
It is possible to have sectors that have been persis-
tently locked, and sectors that are left in the dynamic
state. The sectors in the dynamic state are all unpro-
tected. If there is a need to protect some of them, a
simple DYB Write command sequence is all that is
necessary. The DYB write command for the dynamic
sectors switch the DYBs to signify protected and un-
protected, respectively. If there is a need to change the
status of the persistently locked sectors, a few more
steps are required. First, the PPB Lock bit must be dis-
abled by either putting the device through a power-cy-
cle, or hardware reset. The PPBs can then be
changed to reflect the desired settings. Setting the
PPB lock bit once again will lock the PPBs, and the de-
vice operates normally again.
The programming of the DYB, PPB, and PPB lock for a
given sector can be verified by writing a
DYB/PPB/PPB lock verify command to the device.
Persistent Sector Protection Mode Locking Bit
Like the password mode locking bit, a Persistent Sec-
tor Protection mode locking bit exists to guarantee that
the device remain in software sector protection. Once
set, the Persistent Sector Protection locking bit pre-
vents programming of the password protection mode
locking bit. This guarantees that a hacker could not
place the device in password protection mode.
The best protection is achieved by executing the PPB
lock bit set command early in the boot code, and pro-
Password Protection Mode
The Password Sector Protection Mode method allows
an even higher level of security than the Persistent
Sector Protection Mode. There are two main differ-
ences between the Persistent Sector Protection and
the Password Sector Protection Mode:
.
tect the boot code by holding WP#/ACC = VIL
June 07, 2005
Am29PDL127H
25
P R E L I M I N A R Y
■ When the device is first powered on, or comes out
password programming. The Password Mode Locking
Bit is not erasable. Once Password Mode Locking Bit
is programmed, the Persistent Sector Protection Lock-
ing Bit is disabled from programming, guaranteeing
that no changes to the protection scheme are allowed.
of a reset cycle, the PPB Lock bit set to the locked
state, rather than cleared to the unlocked state.
■ The only means to clear the PPB Lock bit is by writ-
ing a unique 64-bit Password to the device.
The Password Sector Protection method is otherwise
identical to the Persistent Sector Protection method.
64-bit Password
The 64-bit Password is located in its own memory
space and is accessible through the use of the Pass-
word Program and Verify commands (see “Password
Verify Command”). The password function works in
conjunction with the Password Mode Locking Bit,
which when set, prevents the Password Verify com-
mand from reading the contents of the password on
the pins of the device.
A 64-bit password is the only additional tool utilized in
this method.
Once the Password Mode Locking Bit is set, the pass-
word is permanently set with no means to read, pro-
gram, or erase it. The password is used to clear the
PPB Lock bit. The Password Unlock command must
be written to the flash, along with a password. The
flash device internally compares the given password
with the pre-programmed password. If they match, the
PPB Lock bit is cleared, and the PPBs can be altered.
If they do not match, the flash device does nothing.
There is a built-in 2 µs delay for each “password
check.” This delay is intended to thwart any efforts to
run a program that tries all possible combinations in
order to crack the password.
Write Protect (WP#)
The Write Protect feature provides a hardware method
of protecting sectors 0, 1, 268, and 269 without using
VID. This function is provided by the WP# pin and over-
rides the previously discussed High Voltage Sector
Protection method.
If the system asserts VIL on the WP#/ACC pin, the de-
vice disables program and erase functions in the two
outermost 4 Kword sectors on both ends of the flash
array independent of whether it was previously pro-
tected or unprotected.
Password and Password Mode Locking Bit
In order to select the Password sector protection
scheme, the customer must first program the pass-
word. The password may be correlated to the unique
Electronic Serial Number (ESN) of the particular flash
device. Each ESN is different for every flash device;
therefore each password should be different for every
flash device. While programming in the password re-
gion, the customer may perform Password Verify oper-
ations.
If the system asserts VIH on the WP#/ACC pin, the de-
vice reverts to whether sectors 0, 1, 268, and 269
were last set to be protected or unprotected. That is,
sector protection or unprotection for these sectors de-
pends on whether they were last protected or unpro-
tected using the method described in High Voltage
Sector Protection.
Once the desired password is programmed in, the
customer must then set the Password Mode Locking
Bit. This operation achieves two objectives:
Note that the WP#/ACC pin must not be left floating or
unconnected; inconsistent behavior of the device may
result.
1. Permanently sets the device to operate using the
Password Protection Mode. It is not possible to re-
verse this function.
Persistent Protection Bit Lock
The Persistent Protection Bit (PPB) Lock is a volatile
bit that reflects the state of the Password Mode Lock-
ing Bit after power-up reset. If the Password Mode
Lock Bit is also set after a hardware reset (RESET#
asserted) or a power-up reset, the ONLY means for
clearing the PPB Lock Bit in Password Protection
Mode is to issue the Password Unlock command. Suc-
cessful execution of the Password Unlock command
clears the PPB Lock Bit, allowing for sector PPBs
modifications. Asserting RESET#, taking the device
through a power-on reset, or issuing the PPB Lock Bit
Set command sets the PPB Lock Bit to a “1” when the
Password Mode Lock Bit is not set.
2. Disables all further commands to the password re-
gion. All program, and read operations are ignored.
Both of these objectives are important, and if not care-
fully considered, may lead to unrecoverable errors.
The user must be sure that the Password Protection
method is desired when setting the Password Mode
Locking Bit. More importantly, the user must be sure
that the password is correct when the Password Mode
Locking Bit is set. Due to the fact that read operations
are disabled, there is no means to verify what the
password is afterwards. If the password is lost after
setting the Password Mode Locking Bit, there will be
no way to clear the PPB Lock bit.
If the Password Mode Locking Bit is not set, including
Persistent Protection Mode, the PPB Lock Bit is
cleared after power-up or hardware reset. The PPB
The Password Mode Locking Bit, once set, prevents
reading the 64-bit password on the DQ bus and further
26
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Lock Bit is set by issuing the PPB Lock Bit Set com-
High Voltage Sector Protection
mand. Once set the only means for clearing the PPB
Lock Bit is by issuing a hardware or power-up reset.
The Password Unlock command is ignored in Persis-
tent Protection Mode.
Sector protection and unprotection may also be imple-
mented using programming equipment. The proce-
dure requires high voltage (VID) to be placed on the
RESET# pin. Refer to Figure 1 for details on this pro-
cedure. Note that for sector unprotect, all unprotected
sectors must first be protected prior to the first sector
write cycle.
June 07, 2005
Am29PDL127H
27
P R E L I M I N A R Y
START
START
Protect all sectors:
The indicated portion
of the sector protect
algorithm must be
performed for all
PLSCNT = 1
PLSCNT = 1
RESET# = VID
RESET# = VID
unprotected sectors
prior to issuing the
first sector
Wait 4 μs
Wait 4 μs
unprotect address
No
No
First Write
Cycle = 60h?
First Write
Cycle = 60h?
Temporary Sector
Unprotect Mode
Temporary Sector
Unprotect Mode
Yes
Yes
Set up sector
address
No
All sectors
protected?
Sector Protect:
Write 60h to sector
address with
A7-A0 =
Yes
Set up first sector
address
00000010
Sector Unprotect:
Wait 100 µs
Write 60h to sector
address with
A7-A0 =
Verify Sector
Protect: Write 40h
to sector address
with A7-A0 =
01000010
Reset
PLSCNT = 1
Increment
PLSCNT
Wait 1.2 ms
00000010
Verify Sector
Unprotect: Write
40h to sector
address with
A7-A0 =
Read from
sector address
with A7-A0 =
00000010
Increment
PLSCNT
No
00000010
No
PLSCNT
= 25?
Read from
sector address
with A7-A0 =
00000010
Data = 01h?
Yes
No
Yes
Set up
next sector
address
Yes
Remove VID
from RESET#
No
PLSCNT
= 1000?
Protect another
sector?
Data = 00h?
Yes
No
Write reset
command
Yes
Remove VID
from RESET#
Remove VID
from RESET#
No
Last sector
verified?
Sector Protect
complete
Write reset
command
Yes
Write reset
command
Remove VID
from RESET#
Device failed
Sector Protect
complete
Sector Unprotect
complete
Write reset
command
Sector Protect
Algorithm
Device failed
Sector Unprotect
complete
Sector Unprotect
Algorithm
Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms
28
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
tection mode and Password Protection mode. It uses
Temporary Sector Unprotect
indicator bits (DQ6, DQ7) to indicate the fac-
tory-locked and customer-locked status of the part.
This feature allows temporary unprotection of previ-
ously protected sectors to change data in-system. The
Sector Unprotect mode is activated by setting the RE-
SET# pin to VID. During this mode, formerly protected
sectors can be programmed or erased by selecting the
sector addresses. Once VID is removed from the RE-
SET# pin, all the previously protected sectors are
protected again. Figure 2 shows the algorithm, and
Figure 23 shows the timing diagrams, for this feature.
While PPB lock is set, the device cannot enter the
Temporary Sector Unprotection Mode.
The system accesses the SecSi Sector through a
command sequence (see “Enter SecSi™ Sector/Exit
SecSi Sector Command Sequence”). After the system
has written the Enter SecSi Sector command se-
quence, it may read the SecSi Sector by using the ad-
dresses normally occupied by the boot sectors. This
mode of operation continues until the system issues
the Exit SecSi Sector command sequence, or until
power is removed from the device. On power-up, or
following a hardware reset, the device reverts to send-
ing commands to the normal address space. Note that
the ACC function and unlock bypass modes are not
available when the SecSi Sector is enabled.
START
Factory-Locked Area (64 words)
The factory-locked area of the SecSi Sector
(000000h-00003Fh) is locked when the part is
shipped, whether or not the area was programmed at
the factory. The SecSi Sector Factory-locked Indicator
Bit (DQ7) is permanently set to a “1”. AMD offers the
ExpressFlash service to program the factory-locked
area with a random ESN, a customer-defined code, or
any combination of the two. Because only AMD can
program and protect the factory-locked area, this
method ensures the security of the ESN once the
product is shipped to the field. Contact an AMD repre-
sentative for details on using AMD’s ExpressFlash ser-
vice.
RESET# = VID
(Note 1)
Perform Erase or
Program Operations
RESET# = VIH
Temporary Sector
Unprotect Completed
(Note 2)
Customer-Lockable Area (64 words)
The customer-lockable area of the SecSi Sector
(000040h-00007Eh) is shipped unprotected, which al-
lows the customer to program and optionally lock the
area as appropriate for the application. The SecSi
Sector Customer-locked Indicator Bit (DQ6) is shipped
as “0” and can be permanently locked to “1” by issuing
the SecSi Protection Bit Program Command. The
SecSi Sector can be read any number of times, but
can be programmed and locked only once. Note that
the accelerated programming (ACC) and unlock by-
pass functions are not available when programming
the SecSi Sector.
Notes:
1. All protected sectors unprotected (If WP#/ACC = VIL,
sectors 0, 1, 268, 269 will remain protected).
2. All previously protected sectors are protected once
again.
Figure 2. Temporary Sector Unprotect Operation
SecSi™ (Secured Silicon) Sector
Flash Memory Region
The Customer-lockable SecSi Sector area can be pro-
tected using one of the following procedures:
The SecSi (Secured Silicon) Sector feature provides a
Flash memory region that enables permanent part
identification through an Electronic Serial Number
(ESN) The 128-word SecSi sector is divided into 64
factory-lockable words that can be programmed and
locked by the customer. The SecSi sector is located at
addresses 000000h-00007Fh in both Persistent Pro-
■ Follow the SecSi Sector protection Agorithm as
shown in Figure 3. This allows in-system protection
of the SecSi Sector without raising any device pin to
a high voltage. Note that this method is only appli-
cable to the SecSi Sector.
June 07, 2005
Am29PDL127H
29
P R E L I M I N A R Y
START
SecSiTM Sector Entry
Write AAh to address 555h
Write 55h to address 2AAh
Write 88h to address 555h
SecSi Sector Entry
SecSi Sector
Protection Entry
Write AAh to address 555h
Write 55h to address 2AAh
Write 60h to address 555h
PLSCNT = 1
Protect SecSi Sector:
write 68h to sector address
with A7–A0 = 00011010
Time out 256 μs
SecSi Sector Protection
Verify SecSi Sector:
write 48h to sector address
with A7–A0 = 00011010
Increment PLSCNT
Read from sector address
with A7–A0 = 00011010
No
No
PLSCNT = 25?
Data = 01h?
Yes
Yes
SecSi Sector
Protection Completed
Device Failed
SecSi Sector Exit
Write 555h/AAh
Write 2AAh/55h
Write SA0+555h/90h
Write XXXh/00h
SecSi Sector Exit
Figure 3. SecSi Sector Protection Algorithm
30
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
■ To verify the protect/unprotect status of the SecSi
Low VCC Write Inhibit
Sector, follow the algorithm shown in Figure 4.
When VCC is less than VLKO, the device does not ac-
cept any write cycles. This protects data during VCC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to the read mode. Subsequent
writes are ignored until VCC is greater than VLKO. The
system must provide the proper signals to the control
pins to prevent unintentional writes when VCC is
Once the SecSi Sector is locked and verified, the sys-
tem must write the Exit SecSi Sector Region com-
mand sequence to return to reading and writing the
remainder of the array.
The SecSi Sector lock must be used with caution
since, once locked, there is no procedure available for
unlocking the SecSi Sector area and none of the bits
in the SecSi Sector memory space can be modified in
any way.
greater than VLKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 3 ns (typical) on OE#, CE#,
or WE# do not initiate a write cycle.
SecSi Sector Protection Bits
The SecSi Sector Protection Bits prevent program-
ming of the SecSi Sector memory area. Once set, the
SecSi Sector memory area contents are non-modifi-
able.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
START
If WE# = CE# = VIL and OE# = VIH during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automati-
cally reset to the read mode on power-up.
If data = 00h,
RESET# =
SecSi Sector is
VIH or VID
unprotected.
If data = 01h,
SecSi Sector is
protected.
Wait 1 μs
COMMON FLASH MEMORY INTERFACE
(CFI)
Write 60h to
any address
Remove VIH or VID
The Common Flash Interface (CFI) specification out-
lines device and host system software interrogation
handshake, which allows specific vendor-specified
software algorithms to be used for entire families of
devices. Software support can then be device-inde-
pendent, JEDEC ID-independent, and forward- and
backward-compatible for the specified flash device
families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
from RESET#
Write 40h to SecSi
Sector address
Write reset
with A6 = 0,
command
A1 = 1, A0 = 0
SecSi Sector
Read from SecSi
Protect Verify
Sector address
complete
with A6 = 0,
A1 = 1, A0 = 0
This device enters the CFI Query mode when the sys-
tem writes the CFI Query command, 98h, to address
55h, any time the device is ready to read array data.
The system can read CFI information at the addresses
given in Tables 9–12. To terminate reading CFI data,
the system must write the reset command. The CFI
Query mode is not accessible when the device is exe-
cuting an Embedded Program or embedded Erase al-
gorithm.
Figure 4. SecSi Sector Protect Verify
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes. In addition, the following
hardware data protection measures prevent accidental
erasure or programming, which might otherwise be
caused by spurious system level signals during VCC
power-up and power-down transitions, or from system
noise.
The system can also write the CFI query command
when the device is in the autoselect mode. The device
enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables 9–12. The
system must write the reset command to return the
device to reading array data.
For further information, please refer to the CFI Specifi-
cation and CFI Publication 100, available via the World
June 07, 2005
Am29PDL127H
31
P R E L I M I N A R Y
Wide Web at http://www.amd.com/flash/cfi. Alterna-
tively, contact an AMD representative for copies of
these documents.
32
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 9. CFI Query Identification String
Addresses
Data
Description
10h
11h
12h
0051h
0052h
0059h
Query Unique ASCII string “QRY”
13h
14h
0002h
0000h
Primary OEM Command Set
15h
16h
0040h
0000h
Address for Primary Extended Table
17h
18h
0000h
0000h
Alternate OEM Command Set (00h = none exists)
Address for Alternate OEM Extended Table (00h = none exists)
19h
1Ah
0000h
0000h
Table 10. System Interface String
Description
Addresses
Data
V
CC Min. (write/erase)
1Bh
0027h
D7–D4: volt, D3–D0: 100 millivolt
V
CC Max. (write/erase)
1Ch
0036h
D7–D4: volt, D3–D0: 100 millivolt
1Dh
1Eh
1Fh
20h
21h
22h
23h
24h
25h
26h
0000h
0000h
0004h
0000h
0009h
0000h
0005h
0000h
0004h
0000h
VPP Min. voltage (00h = no VPP pin present)
VPP Max. voltage (00h = no VPP pin present)
Typical timeout per single byte/word write 2N µs
Typical timeout for Min. size buffer write 2N µs (00h = not supported)
Typical timeout per individual block erase 2N ms
Typical timeout for full chip erase 2N ms (00h = not supported)
Max. timeout for byte/word write 2N times typical
Max. timeout for buffer write 2N times typical
Max. timeout per individual block erase 2N times typical
Max. timeout for full chip erase 2N times typical (00h = not supported)
June 07, 2005
Am29PDL127H
33
P R E L I M I N A R Y
Table 11. Device Geometry Definition
Addresses
Data
Description
27h
0018h
Device Size = 2N byte
28h
29h
0001h
0000h
Flash Device Interface description (refer to CFI publication 100)
2Ah
2Bh
0000h
0000h
Max. number of byte in multi-byte write = 2N
(00h = not supported)
2Ch
0003h
Number of Erase Block Regions within device
2Dh
2Eh
2Fh
30h
0007h
0000h
0020h
0000h
Erase Block Region 1 Information
(refer to the CFI specification or CFI publication 100)
31h
32h
33h
34h
00FDh
0000h
0000h
0001h
Erase Block Region 2 Information
(refer to the CFI specification or CFI publication 100)
35h
36h
37h
38h
0007h
0000h
0020h
0000h
Erase Block Region 3 Information
(refer to the CFI specification or CFI publication 100)
39h
3Ah
3Bh
3Ch
0000h
0000h
0000h
0000h
Erase Block Region 4 Information
(refer to the CFI specification or CFI publication 100)
34
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 12. Primary Vendor-Specific Extended Query
Addresses
Data
Description
40h
41h
42h
0050h
0052h
0049h
Query-unique ASCII string “PRI”
43h
44h
0031h
0033h
Major version number, ASCII (reflects modifications to the silicon)
Minor version number, ASCII (reflects modifications to the CFI table)
Address Sensitive Unlock (Bits 1-0)
0 = Required, 1 = Not Required
45h
000Ch
Silicon Revision Number (Bits 7-2)
Erase Suspend
0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
46h
47h
48h
49h
4Ah
4Bh
4Ch
0002h
0001h
0001h
0007h
00E7h
0000h
0002h
Sector Protect
0 = Not Supported, X = Number of sectors in per group
Sector Temporary Unprotect
00 = Not Supported, 01 = Supported
Sector Protect/Unprotect scheme
01 =29F040 mode, 02 = 29F016 mode, 03 = 29F400, 04 = 29LV800 mode
Simultaneous Operation
00 = Not Supported, X = Number of Sectors excluding Bank 1
Burst Mode Type
00 = Not Supported, 01 = Supported
Page Mode Type
00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
ACC (Acceleration) Supply Minimum
4Dh
4Eh
0085h
0095h
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
ACC (Acceleration) Supply Maximum
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
Top/Bottom Boot Sector Flag
4Fh
0001h
00h = Uniform device, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Both
Top and Bottom
Program Suspend
50h
57h
58h
59h
5Ah
5Bh
0001h
0004h
0027h
0060h
0060h
0027h
0 = Not supported, 1 = Supported
Bank Organization
00 = Data at 4Ah is zero, X = Number of Banks
Bank 1 Region Information
X = Number of Sectors in Bank 1
Bank 2 Region Information
X = Number of Sectors in Bank 2
Bank 3 Region Information
X = Number of Sectors in Bank 3
Bank 4 Region Information
X = Number of Sectors in Bank 4
June 07, 2005
Am29PDL127H
35
P R E L I M I N A R Y
COMMAND DEFINITIONS
Writing specific address and data commands or se-
quences into the command register initiates device op-
erations. Table 13 defines the valid register command
sequences. Writing incorrect address and data val-
ues or writing them in the improper sequence may
place the device in an unknown state. A reset com-
mand is then required to return the device to reading
array data.
The reset command may be written between the
sequence cycles in a program command sequence
before programming begins. This resets the bank to
which the system was writing to the read mode. If the
program command sequence is written to a bank that
is in the Erase Suspend mode, writing the reset
command returns that bank to the erase-sus-
pend-read mode. Once programming begins, however,
the device ignores reset commands until the operation
is complete.
All addresses are latched on the falling edge of WE#
or CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens
first. Refer to the AC Characteristic section for timing
diagrams.
The reset command may be written between the se-
quence cycles in an autoselect command sequence.
Once in the autoselect mode, the reset command
must be written to return to the read mode. If a bank
entered the autoselect mode while in the Erase Sus-
pend mode, writing the reset command returns that
bank to the erase-suspend-read mode.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. Each bank is ready to read array data
after completing an Embedded Program or Embedded
Erase algorithm.
If DQ5 goes high during a program or erase operation,
writing the reset command returns the banks to the
read mode (or erase-suspend-read mode if that bank
was in Erase Suspend).
After the device accepts an Erase Suspend command,
the corresponding bank enters the erase-sus-
pend-read mode, after which the system can read
data from any non-erase-suspended sector within the
same bank. The system can read array data using the
standard read timing, except that if it reads at an ad-
dress within erase-suspended sectors, the device out-
puts status data. After completing a programming
operation in the Erase Suspend mode, the system
may once again read array data with the same excep-
tion. See the Erase Suspend/Erase Resume Com-
mands section for more information.
Autoselect Command Sequence
The autoselect command sequence allows the host
system to access the manufacturer and device codes,
and determine whether or not a sector is protected.
The autoselect command sequence may be written to
an address within a bank that is either in the read or
erase-suspend-read mode. The autoselect command
may not be written while the device is actively pro-
gramming or erasing in the other bank.
The autoselect command sequence is initiated by first
writing two unlock cycles. This is followed by a third
write cycle that contains the bank address and the au-
toselect command. The bank then enters the autose-
lect mode. The system may read any number of
autoselect codes without reinitiating the command se-
quence.
The system must issue the reset command to return a
bank to the read (or erase-suspend-read) mode if DQ5
goes high during an active program or erase opera-
tion, or if the bank is in the autoselect mode. See the
next section, Reset Command, for more information.
See also Requirements for Reading Array Data in the
Device Bus Operations section for more information.
The AC Characteristic table provides the read parame-
ters, and Figure 12 shows the timing diagram.
Table 13 shows the address and data requirements.
To determine sector protection information, the system
must write to the appropriate bank address (BA) and
sector address (SA). Table 4 shows the address range
and bank number associated with each sector.
Reset Command
Writing the reset command resets the banks to the
read or erase-suspend-read mode. Address bits are
don’t cares for this command.
The system must write the reset command to return to
the read mode (or erase-suspend-read mode if the
bank was previously in Erase Suspend).
The reset command may be written between the se-
quence cycles in an erase command sequence before
erasing begins. This resets the bank to which the sys-
tem was writing to the read mode. Once erasure be-
gins, however, the device ignores reset commands
until the operation is complete.
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence
The SecSi Sector region provides a secured data area
containing a random, eight word electronic serial num-
ber (ESN). The system can access the SecSi Sector
region by issuing the three-cycle Enter SecSi Sector
36
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
command sequence. The device continues to access
DQ6 status bits to indicate the operation was success-
ful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a “0”
to a “1.”
the SecSi Sector region until the system issues the
four-cycle Exit SecSi Sector command sequence. The
Exit SecSi Sector command sequence returns the de-
vice to normal operation. The SecSi Sector is not ac-
cessible when the device is executing an Embedded
Program or embedded Erase algorithm. Table 13
shows the address and data requirements for both
command sequences. See also “SecSi™ (Secured Sili-
con) Sector Flash Memory Region” for further informa-
tion. Note that the ACC function and unlock bypass
modes are not available when the SecSi Sector is en-
abled.
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to pro-
gram data to a bank faster than using the standard
program command sequence. The unlock bypass
command sequence is initiated by first writing two un-
lock cycles. This is followed by a third write cycle con-
taining the unlock bypass command, 20h. That bank
then enters the unlock bypass mode. A two-cycle un-
lock bypass program command sequence is all that is
required to program in this mode. The first cycle in this
sequence contains the unlock bypass program com-
mand, A0h; the second cycle contains the program
address and data. Additional data is programmed in
the same manner. This mode dispenses with the initial
two unlock cycles required in the standard program
command sequence, resulting in faster total program-
ming time. Table 13 shows the requirements for the
command sequence.
Word Program Command Sequence
Programming is a four-bus-cycle operation. The pro-
gram command sequence is initiated by writing two
unlock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program al-
gorithm. The system is not required to provide further
controls or timings. The device automatically provides
internally generated program pulses and verifies the
programmed cell margin. Table 13 shows the address
and data requirements for the program command se-
quence. Note that the SecSi Sector, autoselect, and
CFI functions are unavailable when a [program/erase]
operation is in progress.
During the unlock bypass mode, only the Unlock By-
pass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset com-
mand sequence. (See Table 14)
When the Embedded Program algorithm is complete,
that bank then returns to the read mode and ad-
dresses are no longer latched. The system can deter-
mine the status of the program operation by using
DQ7, DQ6, or RY/BY#. Refer to the Write Operation
Status section for information on these status bits.
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
on the WP#/ACC pin, the device automatically en-
VHH
ters the Unlock Bypass mode. The system may then
write the two-cycle Unlock Bypass program command
sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that
the WP#/ACC pin must not be at VHH any operation
other than accelerated programming, or device dam-
age may result. In addition, the WP#/ACC pin must not
be left floating or unconnected; inconsistent behavior
of the device may result.
Any commands written to the device during the Em-
bedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program
operation. The program command sequence should
be reinitiated once that bank has returned to the read
mode, to ensure data integrity.
Figure 5 illustrates the algorithm for the program oper-
ation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figure 16 for timing diagrams.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause that bank to set DQ5 = 1, or cause the DQ7 and
June 07, 2005
Am29PDL127H
37
P R E L I M I N A R Y
operation is in progress. However, note that a hard-
ware reset immediately terminates the erase opera-
tion. If that occurs, the chip erase command sequence
should be reinitiated once that bank has returned to
reading array data, to ensure data integrity.
START
Figure 6 illustrates the algorithm for the erase opera-
tion. Refer to the Erase and Program Operations ta-
bles in the AC Characteristics section for parameters,
and Figure 18 section for timing diagrams.
Write Program
Command Sequence
Sector Erase Command Sequence
Data Poll
from System
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two ad-
ditional unlock cycles are written, and are then fol-
lowed by the address of the sector to be erased, and
the sector erase command.Table 13 shows the ad-
dress and data requirements for the sector erase com-
mand sequence.
Embedded
Program
algorithm
in progress
Verify Data?
Yes
No
The device does not require the system to preprogram
prior to erase. The Embedded Erase algorithm auto-
matically programs and verifies the entire memory for
an all zero data pattern prior to electrical erase. The
system is not required to provide any controls or tim-
ings during these operations.
No
Increment Address
Last Address?
Yes
Programming
Completed
After the command sequence is written, a sector erase
time-out of 50 µs occurs. During the time-out period,
additional sector addresses and sector erase com-
mands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sec-
tors may be from one sector to all sectors. The time
between these additional cycles must be less than 50
µs, otherwise erasure may begin. Any sector erase ad-
dress and command following the exceeded time-out
may or may not be accepted. It is recommended that
processor interrupts be disabled during this time to en-
sure all commands are accepted. The interrupts can
be re-enabled after the last Sector Erase command is
written. Any command other than Sector Erase or
Erase Suspend during the time-out period resets
that bank to the read mode. The system must rewrite
the command sequence and any additional addresses
and commands. Note that SecSi Sector, autoselect,
and CFI functions are unavailable when a [pro-
gram/erase] operation is in progress.
Note: See Table 13 for program command sequence.
Figure 5. Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 13
shows the address and data requirements for the chip
erase command sequence.
The system can monitor DQ3 to determine if the sec-
tor erase timer has timed out (See the section on DQ3:
Sector Erase Timer). The time-out begins from the ris-
ing edge of the final WE# pulse in the command
sequence.
When the Embedded Erase algorithm is complete,
that bank returns to the read mode and addresses are
no longer latched. The system can determine the sta-
tus of the erase operation by using DQ7, DQ6, DQ2,
or RY/BY#. Refer to the Write Operation Status sec-
tion for information on these status bits.
When the Embedded Erase algorithm is complete, the
bank returns to reading array data and addresses are
no longer latched. Note that while the Embedded
Erase operation is in progress, the system can read
data from the non-erasing bank. The system can de-
Any commands written during the chip erase operation
are ignored. Note that SecSi Sector, autoselect, and
CFI functions are unavailable when a [program/erase]
38
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
termine the status of the erase operation by reading
The Erase Suspend command is ignored if written dur-
ing the chip erase operation or Embedded Program
algorithm.
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer
to the Write Operation Status section for information
on these status bits.
When the Erase Suspend command is written during
the sector erase operation, the device requires a max-
imum of 20 µs to suspend the erase operation. How-
ever, when the Erase Suspend command is written
during the sector erase time-out, the device immedi-
ately terminates the time-out period and suspends the
erase operation. Addresses are “don’t-cares” when
writing the Erase suspend command.
Once the sector erase operation has begun, only the
Erase Suspend command is valid. All other com-
mands are ignored. However, note that a hardware
reset immediately terminates the erase operation. If
that occurs, the sector erase command sequence
should be reinitiated once that bank has returned to
reading array data, to ensure data integrity.
Figure 6 illustrates the algorithm for the erase opera-
tion. Refer to the Erase and Program Operations ta-
bles in the AC Characteristics section for parameters,
and Figure 18 section for timing diagrams.
After the erase operation has been suspended, the
bank enters the erase-suspend-read mode. The sys-
tem can read data from or program data to any sector
not selected for erasure. (The device “erase sus-
pends” all sectors selected for erasure.) Reading at
any address within erase-suspended sectors pro-
duces status information on DQ7–DQ0. The system
can use DQ7, or DQ6 and DQ2 together, to determine
if a sector is actively erasing or is erase-suspended.
Refer to the Write Operation Status section for infor-
mation on these status bits.
START
Write Erase
Command Sequence
(Notes 1, 2)
After an erase-suspended program operation is com-
plete, the bank returns to the erase-suspend-read
mode. The system can determine the status of the
program operation using the DQ7 or DQ6 status bits,
just as in the standard Word Program operation.
Refer to the Write Operation Status section for more
information.
Data Poll to Erasing
Bank from System
Embedded
Erase
algorithm
in progress
In the erase-suspend-read mode, the system can also
issue the autoselect command sequence. The device
allows reading autoselect codes even at addresses
within erasing sectors, since the codes are not stored
in the memory array. When the device exits the au-
toselect mode, the device reverts to the Erase Sus-
pend mode, and is ready for another valid operation.
Refer to the Autoselect Mode and Autoselect Com-
mand Sequence sections for details.
No
Data = FFh?
Yes
Erasure Completed
Notes:
To resume the sector erase operation, the system
must write the Erase Resume command (address bits
are don’t care). The bank address of the erase-sus-
pended bank is required when writing this command.
Further writes of the Resume command are ignored.
Another Erase Suspend command can be written after
the chip has resumed erasing.
1. See Table 13 for erase command sequence.
2. See the section on DQ3 for information on the sector
erase timer.
Figure 6. Erase Operation
Erase Suspend/Erase Resume
Commands
Password Program Command
The Password Program Command permits program-
ming the password that is used as part of the hard-
ware protection scheme. The actual password is
64-bits long. Four Password Program commands are
required to program the password. The system must
enter the unlock cycle, password program command
(38h) and the program address/data for each portion
of the password when programming. There are no pro-
The Erase Suspend command, B0h, allows the sys-
tem to interrupt a sector erase operation and then read
data from, or program data to, any sector not selected
for erasure. The bank address is required when writing
this command. This command is valid only during the
sector erase operation, including the 80 µs time-out
period during the sector erase command sequence.
June 07, 2005
Am29PDL127H
39
P R E L I M I N A R Y
visions for entering the 2-cycle unlock cycle, the pass-
Persistent Sector Protection Mode
Locking Bit Program Command
word program command, and all the password data.
There is no special addressing order required for pro-
gramming the password. Also, when the password is
undergoing programming, Simultaneous Operation is
disabled. Read operations to any memory location will
return the programming status. Once programming is
complete, the user must issue a Read/Reset com-
mand to return the device to normal operation. Once
the Password is written and verified, the Password
Mode Locking Bit must be set in order to prevent verifi-
cation. The Password Program Command is only ca-
pable of programming “0”s. Programming a “1” after a
cell is programmed as a “0” results in a time-out by the
Embedded Program Algorithm™ with the cell remain-
ing as a “0”. The password is all ones when shipped
from the factory. All 64-bit password combinations are
valid as a password.
The Persistent Sector Protection Mode Locking Bit
Program Command programs the Persistent Sector
Protection Mode Locking Bit, which prevents the Pass-
word Mode Locking Bit from ever being programmed.
If the Persistent Sector Protection Mode Locking Bit is
verified as programmed without margin, the Persistent
Sector Protection Mode Locking Bit Program Com-
mand should be reissued to improve program margin.
By disabling the program circuitry of the Password
Mode Locking Bit, the device is forced to remain in the
Persistent Sector Protection mode of operation, once
this bit is set. Exiting the Persistent Protection Mode
Locking Bit Program command is accomplished by
writing the Read/Reset command.
SecSi Sector Protection Bit Program
Command
Password Verify Command
The SecSi Sector Protection Bit Program Command
programs the SecSi Sector Protection Bit, which pre-
vents the SecSi sector memory from being cleared. If
the SecSi Sector Protection Bit is verified as pro-
grammed without margin, the SecSi Sector Protection
Bit Program Command should be reissued to improve
program margin. Exiting the VCC-level SecSi Sector
Protection Bit Program Command is accomplished by
writing the Read/Reset command.
The Password Verify Command is used to verify the
Password. The Password is verifiable only when the
Password Mode Locking Bit is not programmed. If the
Password Mode Locking Bit is programmed and the
user attempts to verify the Password, the device will al-
ways drive all F’s onto the DQ data bus.
The Password Verify command is permitted if the
SecSi sector is enabled. Also, the device will not oper-
ate in Simultaneous Operation when the Password
Verify command is executed. Only the password is re-
turned regardless of the bank address. The lower two
address bits (A1-A0) are valid during the Password
Verify. Writing the Read/Reset command returns the
device back to normal operation.
PPB Lock Bit Set Command
The PPB Lock Bit Set command is used to set the
PPB Lock bit if it is cleared either at reset or if the
Password Unlock command was successfully exe-
cuted. There is no PPB Lock Bit Clear command.
Once the PPB Lock Bit is set, it cannot be cleared un-
less the device is taken through a power-on clear or
the Password Unlock command is executed. Upon set-
ting the PPB Lock Bit, the PPBs are latched into the
DYBs. If the Password Mode Locking Bit is set, the
PPB Lock Bit status is reflected as set, even after a
power-on reset cycle. Exiting the PPB Lock Bit Set
command is accomplished by writing the Read/Reset
command (only in the Persistent Protection Mode).
Password Protection Mode Locking Bit
Program Command
The Password Protection Mode Locking Bit Program
Command programs the Password Protection Mode
Locking Bit, which prevents further verifies or updates
to the Password. Once programmed, the Password
Protection Mode Locking Bit cannot be erased! If the
Password Protection Mode Locking Bit is verified as
program without margin, the Password Protection
Mode Locking Bit Program command can be executed
to improve the program margin. Once the Password
Protection Mode Locking Bit is programmed, the Per-
sistent Sector Protection Locking Bit program circuitry
is disabled, thereby forcing the device to remain in the
Password Protection mode. Exiting the Mode Locking
Bit Program command is accomplished by writing the
Read/Reset command.
DYB Write Command
The DYB Write command is used to set or clear a DYB
for a given sector. The high order address bits
(A22–A12) are issued at the same time as the code
01h or 00h on DQ7-DQ0. All other DQ data bus pins
are ignored during the data write cycle. The DYBs are
modifiable at any time, regardless of the state of the
PPB or PPB Lock Bit. The DYBs are cleared at
power-up or hardware reset.Exiting the DYB Write
command is accomplished by writing the Read/Reset
command.
40
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
determine whether the PPB has been erased with
Password Unlock Command
margin. If the PPBs has been erased without margin,
the erase command should be reissued to improve the
program margin.
The Password Unlock command is used to clear the
PPB Lock Bit so that the PPBs can be unlocked for
modification, thereby allowing the PPBs to become ac-
cessible for modification. The exact password must be
entered in order for the unlocking function to occur.
This command cannot be issued any faster than 2 µs
at a time to prevent a hacker from running through all
64-bit combinations in an attempt to correctly match a
password. If the command is issued before the 2 µs
execution window for each portion of the unlock, the
command will be ignored.
It is the responsibility of the user to preprogram all
PPBs prior to issuing the All PPB Erase command. If
the user attempts to erase a cleared PPB, over-era-
sure may occur making it difficult to program the PPB
at a later time. Also note that the total number of PPB
program/erase cycles is limited to 100 cycles. Cycling
the PPBs beyond 100 cycles is not guaranteed.
DYB Write Command
Once the Password Unlock command is entered, the
RY/BY# indicates that the device is busy. Approxi-
mately 1 µs is required for each portion of the unlock.
Once the first portion of the password unlock com-
pletes (RY/BY# is not low or DQ6 does not toggle
when read), the next part of the password is written.
The system must thus monitor RY/BY# or the status
bits to confirm when to write the next portion of the
password. Seven cycles are required to successfully
clear the PPB Lock Bit.
The DYB Write command is used for setting the DYB,
which is a volatile bit that is cleared at reset. There is
one DYB per sector. If the PPB is set, the sector is pro-
tected regardless of the value of the DYB. If the PPB is
cleared, setting the DYB to a 1 protects the sector from
programs or erases. Since this is a volatile bit, remov-
ing power or resetting the device will clear the DYBs.
The bank address is latched when the command is
written.
PPB Lock Bit Set Command
PPB Program Command
The PPB Lock Bit set command is used for setting the
DYB, which is a volatile bit that is cleared at reset.
There is one DYB per sector. If the PPB is set, the sec-
tor is protected regardless of the value of the DYB. If
the PPB is cleared, setting the DYB to a 1 protects the
sector from programs or erases. Since this is a volatile
bit, removing power or resetting the device will clear
the DYBs. The bank address is latched when the com-
mand is written.
The PPB Program command is used to program, or
set, a given PPB. Each PPB is individually pro-
grammed (but is bulk erased with the other PPBs).
The specific sector address (A22–A12) are written at
the same time as the program command 60h with A6
= 0. If the PPB Lock Bit is set and the corresponding
PPB is set for the sector, the PPB Program command
will not execute and the command will time-out without
programming the PPB.
After programming a PPB, two additional cycles are
needed to determine whether the PPB has been pro-
grammed with margin. If the PPB has been pro-
grammed without margin, the program command
should be reissued to improve the program margin.
Also note that the total number of PPB program/erase
cycles is limited to 100 cycles. Cycling the PPBs be-
yond 100 cycles is not guaranteed.
PPB Status Command
The programming of the PPB for a given sector can be
verified by writing a PPB status verify command to the
device.
PPB Lock Bit Status Command
The programming of the PPB Lock Bit for a given sec-
tor can be verified by writing a PPB Lock Bit status ver-
ify command to the device.
The PPB Program command does not follow the Em-
bedded Program algorithm.
Sector Protection Status Command
All PPB Erase Command
The programming of either the PPB or DYB for a given
sector or sector group can be verified by writing a Sec-
tor Protection Status command to the device.
The All PPB Erase command is used to erase all
PPBs in bulk. There is no means for individually eras-
ing a specific PPB. Unlike the PPB program, no spe-
cific sector address is required. However, when the
PPB erase command is written all Sector PPBs are
erased in parallel. If the PPB Lock Bit is set the ALL
PPB Erase command will not execute and the com-
mand will time-out without erasing the PPBs. After
erasing the PPBs, two additional cycles are needed to
Note that there is no single command to independently
verify the programming of a DYB for a given sector
group.
June 07, 2005
Am29PDL127H
41
P R E L I M I N A R Y
Command Definitions Tables
Table 13. Memory Array Command Definitions
Bus Cycles (Notes 1–4)
Command (Notes)
Addr Data Addr Data Addr Data
RA RD
XXX F0
Addr
Data
Addr
Data
Addr
Data
Read (5)
Reset (6)
1
1
4
6
Manufacturer ID
555
555
AA 2AA
55
55
555
555
90 (BA)X00
90 (BA)X01
01
7E
Device ID (10)
AA 2AA
(BA)X0E 20 (BA)X0F
00
Autoselect
(Note 7)
SecSi Sector Factory
Protect (8)
(see
note 8)
4
4
555
AA 2AA
55
55
555
555
90
X03
Sector Group Protect Verify
(9)
XX00/
XX01
555 AAA 2AA
90 (SA)X02
Program
4
6
6
1
1
1
2
3
2
2
1
2
555
555
555
BA
BA
55
AA 2AA
AA 2AA
AA 2AA
B0
55
55
55
555
555
555
A0
80
80
PA
PD
AA
AA
Chip Erase
Sector Erase
555
555
2AA
2AA
55
55
555
SA
10
30
Program/Erase Suspend (11)
Program/Erase Resume (12)
CFI Query (13)
30
98
Accelerated Program (15)
Unlock Bypass Entry (15)
Unlock Bypass Program (15)
Unlock Bypass Erase (15)
Unlock Bypass CFI (13, 15)
Unlock Bypass Reset (15)
XX
555
XX
XX
XX
A0
PA
PD
55
AA 2AA
555
20
A0
80
98
PA
PD
10
XX
XXX 90 XXX 00
Legend:
BA = Address of bank switching to autoselect mode, bypass mode, or
erase operation. Determined by A22:A20, see Tables 4 and for more
detail.
RA = Read Address (A22:A0).
RD = Read Data (DQ15:DQ0) from location RA.
SA = Sector Address (A22:A12) for verifying (in autoselect mode) or
erasing.
PA = Program Address (A22:A0). Addresses latch on falling edge of
WE# or CE# pulse, whichever happens later.
WD = Write Data. See “Configuration Register” definition for specific
write data. Data latched on rising edge of WE#.
X = Don’t care
PD = Program Data (DQ15:DQ0) written to location PA. Data latches
on rising edge of WE# or CE# pulse, whichever happens first.
Notes:
1. See Table 1 for description of bus operations.
8. The data is C0h for factory and customer locked and 80h for
factory locked.
2. All values are in hexadecimal.
9. The data is 00h for an unprotected sector group and 01h for a
protected sector group.
3. Shaded cells in table denote read cycles. All other cycles are
write operations.
10. Device ID must be read across cycles 4, 5, and 6.
4. During unlock and command cycles, when lower address bits are
555 or 2AAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
11. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Program/Erase Suspend mode.
Program/Erase Suspend command is valid only during a sector
erase operation, and requires bank address.
5. No unlock or command cycles required when bank is reading
array data.
12. Program/Erase Resume command is valid only during Erase
Suspend mode, and requires bank address.
6. The Reset command is required to return to reading array (or to
erase-suspend-read mode if previously in Erase Suspend) when
bank is in autoselect mode, or if DQ5 goes high (while bank is
providing status information).
13. Command is valid when device is ready to read array data or
when device is in autoselect mode.
14. WP#/ACC must be at VID during the entire operation of command.
7. Fourth cycle of autoselect command sequence is a read cycle.
System must provide bank address to obtain manufacturer ID or
device ID information. See Autoselect Command Sequence
section for more information.
15. Unlock Bypass Entry command is required prior to any Unlock
Bypass operation. Unlock Bypass Reset command is required to
return to the reading array.
42
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 14. Sector Protection Command Definitions
Bus Cycles (Notes 1-4)
Command (Notes)
Addr Data Addr Data Addr Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Reset
1
3
4
XXX
555
555
F0
AA
AA
SecSi Sector Entry
SecSi Sector Exit
2AA
2AA
55
55
555
555
88
90
XX
00
68
SecSi Protection Bit
Program (5, 6)
6
5
4
4
7
555
555
555
555
555
AA
AA
AA
AA
AA
2AA
2AA
2AA
2AA
2AA
55
55
55
55
55
555
555
555
555
555
60
60
38
C8
28
OW
OW
OW
48
OW
RD(0)
SecSi Protection Bit
Status
OW
48
RD(0)
Password Program
(5, 7, 8)
XX[0-3]
PD[0-3]
Password Verify
(6, 8, 9)
PWA[0-3] PWD[0-3]
Password Unlock
(7, 10, 11)
PWA[0]
PWD[0]
PWA[1]
(SA)WP
PWD[1]
48
PWA[2]
(SA)WP
PWD[2]
RD(0)
PWA[3] PWD[3]
PPB Program
(5, 6, 12)
6
4
6
3
4
555
555
555
555
555
AA
AA
AA
AA
AA
2AA
2AA
2AA
2AA
2AA
55
55
55
55
55
555
555
555
555
555
60
90
60
78
58
(SA)WP
(SA)WP
WP
68
RD(0)
60
PPB Status
All PPB Erase
(5, 6, 13, 14)
(SA)
40
(SA)WP
RD(0)
PPB Lock Bit Set
PPB Lock Bit Status
(15)
SA
RD(1)
DYB Write (7)
DYB Erase (7)
DYB Status (6)
4
4
4
555
555
555
AA
AA
AA
2AA
2AA
2AA
55
55
55
555
555
555
48
48
58
SA
SA
SA
X1
X0
48
PPMLB Program (5,
6, 12)
6
5
6
5
555
555
555
555
AA
AA
AA
AA
2AA
2AA
2AA
2AA
55
55
55
55
555
555
555
555
60
60
60
60
PL
PL
SL
SL
68
48
68
48
PL
PL
SL
SL
48
PL
SL
RD(0)
RD(0)
PPMLB Status (5)
RD(0)
48
SPMLB Program (5,
6, 12)
SPMLB Status (5)
RD(0)
Legend:
DYB = Dynamic Protection Bit
RD(1) = Read Data DQ1 for PPB Lock status.
OW = Address (A7:A0) is (00011010)
PD[3:0] = Password Data (1 of 4 portions)
PPB = Persistent Protection Bit
SA = Sector Address where security command applies. Address bits
A22:A12 uniquely select any sector.
SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)
WP = PPB Address (A7:A0) is (00000010) (Note16)
X = Don’t care
PWA = Password Address. A1:A0 selects portion of password.
PWD = Password Data being verified.
PPMLB = Password Protection Mode Locking Bit
SPMLB = Persistent Protection Mode Locking Bit
PL = Password Protection Mode Lock Address (A7:A0) is (00001010)
RD(0) = Read Data DQ0 for protection indicator bit.
1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
9. Command sequence returns FFh if PPMLB is set.
10. The password is written over four consecutive cycles, at
addresses 0-3.
3. Shaded cells in table denote read cycles. All other cycles are
write operations.
11. A 2 µs timeout is required between any two portions of password.
12. A 100 µs timeout is required between cycles 4 and 5.
13. A 1.2 ms timeout is required between cycles 4 and 5.
4. During unlock and command cycles, when lower address bits are
555 or 2AAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been
fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command
must be issued and verified again. Before issuing erase
command, all PPBs should be programmed to prevent PPB
overerasure.
5. The reset command returns device to reading array.
6. Cycle 4 programs the addressed locking bit. Cycles 5 and 6
validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0
in cycle 6, program command must be issued and verified again.
15. DQ1 = 1 if PPB locked, 0 if unlocked.
7. Data is latched on the rising edge of WE#.
16. For PDL128G and PDL640G, the WP address is 0111010. The
EP address (PPB Erase Address) is 1111010.
8. Entire command sequence must be entered for each portion of
password.
June 07, 2005
Am29PDL127H
43
P R E L I M I N A R Y
WRITE OPERATION STATUS
The device provides several bits to determine the status of a
program or erase operation: DQ2, DQ3, DQ5, DQ6, and
DQ7. Table 15 and the following subsections describe the
function of these bits. DQ7 and DQ6 each offer a method for
determining whether a program or erase operation is com-
plete or in progress. The device also provides a hard-
ware-based output signal, RY/BY#, to determine whether
an Embedded Program or Erase operation is in progress or
has been completed.
pleted the program or erase operation and DQ7 has
valid data, the data outputs on DQ15–DQ0 may be still
invalid. Valid data on DQ15–DQ0 will appear on suc-
cessive read cycles.
Table 15 shows the outputs for Data# Polling on DQ7.
Figure 7 shows the Data# Polling algorithm. Figure 20
in the AC Characteristic section shows the Data# Poll-
ing timing diagram.
DQ7: Data# Polling
The Data# Polling bit, DQ7, indicates to the host system
whether an Embedded Program or Erase algorithm is in
progress or completed, or whether a bank is in Erase Sus-
pend. Data# Polling is valid after the rising edge of the final
WE# pulse in the command sequence.
START
Read DQ7–DQ0
Addr = VA
During the Embedded Program algorithm, the device out-
puts on DQ7 the complement of the datum programmed to
DQ7. This DQ7 status also applies to programming during
Erase Suspend. When the Embedded Program algorithm is
complete, the device outputs the datum programmed to
DQ7. The system must provide the program address to
read valid status information on DQ7. If a program address
falls within a protected sector, Data# Polling on DQ7 is ac-
tive for approximately 1 µs, then that bank returns to the
read mode.
Yes
DQ7 = Data?
No
No
DQ5 = 1?
During the Embedded Erase algorithm, Data# Polling
produces a “0” on DQ7. When the Embedded Erase
algorithm is complete, or if the bank enters the Erase
Suspend mode, Data# Polling produces a “1” on DQ7.
The system must provide an address within any of the
sectors selected for erasure to read valid status infor-
mation on DQ7.
Yes
Read DQ7–DQ0
Addr = VA
After an erase command sequence is written, if all
sectors selected for erasing are protected, Data# Poll-
ing on DQ7 is active for approximately 400 µs, then the
bank returns to the read mode. If not all selected sec-
tors are protected, the Embedded Erase algorithm
erases the unprotected sectors, and ignores the se-
lected sectors that are protected. However, if the sys-
tem reads DQ7 at an address within a protected
sector, the status may not be valid.
Yes
DQ7 = Data?
No
PASS
FAIL
Notes:
When the system detects DQ7 has changed from the
complement to true data, it can read valid data at
DQ15–DQ0 on the following read cycles. Just prior to
the completion of an Embedded Program or Erase op-
eration, DQ7 may change asynchronously with
DQ15–DQ0 while Output Enable (OE#) is asserted
low. That is, the device may change from providing
status information to valid data on DQ7. Depending on
when the system samples the DQ7 output, it may read
the status or valid data. Even if the device has com-
1. VA = Valid address for programming. During a sector
erase operation, a valid address is any sector address
within the sector being erased. During chip erase, a
valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = “1” because
DQ7 may change simultaneously with DQ5.
Figure 7. Data# Polling Algorithm
44
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
DQ6 also toggles during the erase-suspend-program
RY/BY#: Ready/Busy#
mode, and stops toggling once the Embedded Pro-
gram algorithm is complete.
The RY/BY# is a dedicated, open-drain output pin
which indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after
the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output, sev-
eral RY/BY# pins can be tied together in parallel with a
Table 15 shows the outputs for Toggle Bit I on DQ6.
Figure 8 shows the toggle bit algorithm. Figure 21 in
the “AC Characteristics” section shows the toggle bit
timing diagrams. Figure 22 shows the differences be-
tween DQ2 and DQ6 in graphical form. See also the
subsection on DQ2: Toggle Bit II.
pull-up resistor to VCC
.
If the output is low (Busy), the device is actively eras-
ing or programming. (This includes programming in
the Erase Suspend mode.) If the output is high
(Ready), the device is in the read mode, the standby
mode, or one of the banks is in the erase-sus-
pend-read mode.
START
Read Byte
(DQ7–DQ0)
Address =VA
Table 15 shows the outputs for RY/BY#.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or com-
plete, or whether the device has entered the Erase
Suspend mode. Toggle Bit I may be read at any ad-
dress, and is valid after the rising edge of the final
WE# pulse in the command sequence (prior to the
program or erase operation), and during the sector
erase time-out.
Read Byte
(DQ7–DQ0)
Address =VA
No
Toggle Bit
= Toggle?
During an Embedded Program or Erase algorithm op-
eration, successive read cycles to any address cause
DQ6 to toggle. The system may use either OE# or
CE# to control the read cycles. When the operation is
complete, DQ6 stops toggling.
Yes
No
DQ5 = 1?
Yes
After an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6 tog-
gles for approximately 400 µs, then returns to reading
array data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are pro-
tected.
Read Byte Twice
(DQ7–DQ0)
Address = VA
The system can use DQ6 and DQ2 together to deter-
mine whether a sector is actively erasing or is
erase-suspended. When the device is actively erasing
(that is, the Embedded Erase algorithm is in progress),
DQ6 toggles. When the device enters the Erase Sus-
pend mode, DQ6 stops toggling. However, the system
must also use DQ2 to determine which sectors are
erasing or erase-suspended. Alternatively, the system
can use DQ7 (see the subsection on DQ7: Data# Poll-
ing).
Toggle Bit
= Toggle?
No
Yes
Program/Erase
Operation Not
Complete, Write
Reset Command
Program/Erase
Operation Complete
Note: The system should recheck the toggle bit even if DQ5
= “1” because the toggle bit may stop toggling as DQ5
changes to “1.” See the subsections on DQ6 and DQ2 for
more information.
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to reading
array data.
Figure 8. Toggle Bit Algorithm
June 07, 2005
Am29PDL127H
45
P R E L I M I N A R Y
The remaining scenario is that the system initially de-
DQ2: Toggle Bit II
termines that the toggle bit is toggling and DQ5 has
not gone high. The system may continue to monitor
the toggle bit and DQ5 through successive read cy-
cles, determining the status as described in the previ-
ous paragraph. Alternatively, it may choose to perform
other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to de-
termine the status of the operation (top of Figure 8).
The “Toggle Bit II” on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for era-
sure. (The system may use either OE# or CE# to con-
trol the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-sus-
pended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for era-
sure. Thus, both status bits are required for sector and
mode information. Refer to Table 15 to compare out-
puts for DQ2 and DQ6.
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under these
conditions DQ5 produces a “1,” indicating that the program
or erase cycle was not successfully completed.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously pro-
grammed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the
device halts the operation, and when the timing limit
has been exceeded, DQ5 produces a “1.”
Figure 8 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains the
algorithm. See also the DQ6: Toggle Bit I subsection.
Figure 21 shows the toggle bit timing diagram. Figure
22 shows the differences between DQ2 and DQ6 in
graphical form.
Under both these conditions, the system must write
the reset command to return to the read mode (or to
the erase-suspend-read mode if a bank was previ-
ously in the erase-suspend-program mode).
Reading Toggle Bits DQ6/DQ2
DQ3: Sector Erase Timer
Refer to Figure 8 for the following discussion. When-
ever the system initially begins reading toggle bit sta-
tus, it must read DQ7–DQ0 at least twice in a row to
determine whether a toggle bit is toggling. Typically,
the system would note and store the value of the tog-
gle bit after the first read. After the second read, the
system would compare the new value of the toggle bit
with the first. If the toggle bit is not toggling, the device
has completed the program or erase operation. The
system can read array data on DQ7–DQ0 on the fol-
lowing read cycle.
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out
also applies after each additional sector erase com-
mand. When the time-out period is complete, DQ3
switches from a “0” to a “1.” See also the Sector Erase
Command Sequence section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all fur-
ther commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the
device will accept additional sector erase commands.
To ensure the command has been accepted, the sys-
tem software should check the status of DQ3 prior to
and following each subsequent sector erase com-
mand. If DQ3 is high on the second status check, the
last command might not have been accepted.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the sys-
tem also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should
then determine again whether the toggle bit is tog-
gling, since the toggle bit may have stopped toggling
just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the de-
vice did not completed the operation successfully, and
the system must write the reset command to return to
reading array data.
Table 15 shows the status of DQ3 relative to the other
status bits.
46
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
Table 15. Write Operation Status
DQ7
DQ5
DQ2
Status
(Note 2)
DQ6
(Note 1)
DQ3
N/A
1
(Note 2)
RY/BY#
Embedded Program Algorithm
Embedded Erase Algorithm
Erase
Erase-Suspend-
Read
DQ7#
0
Toggle
Toggle
0
0
No toggle
Toggle
0
0
Standard
Mode
1
No toggle
0
N/A
Toggle
1
Suspended Sector
Erase
Suspend
Mode
Non-Erase
Suspended Sector
Data
Data
Data
0
Data
N/A
Data
N/A
1
0
Erase-Suspend-Program
DQ7#
Toggle
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further
details.
3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm
is in progress. The device outputs array data if the system addresses a non-busy bank.
June 07, 2005
Am29PDL127H
47
P R E L I M I N A R Y
ABSOLUTE MAXIMUM RATINGS
Storage Temperature
Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C
20 ns
20 ns
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . –65°C to +125°C
+0.8 V
Voltage with Respect to Ground
–0.5 V
–2.0 V
VCC (Note 1) . . . . . . . . . . . . . . . . .–0.5 V to +4.0 V
A9, OE#, and RESET#
(Note 2). . . . . . . . . . . . . . . . . . . .–0.5 V to +13.0 V
20 ns
WP#/ACC (Note 2) . . . . . . . . . . .–0.5 V to +10.5 V
All other pins (Note 1) . . . . . . –0.5 V to VCC +0.5 V
Output Short Circuit Current (Note 3) . . . . . . 200 mA
Figure 9. Maximum Negative
Overshoot Waveform
Notes:
1. Minimum DC voltage on input or I/O pins is –0.5 V.
During voltage transitions, input or I/O pins may
overshoot VSS to –2.0 V for periods of up to 20 ns.
Maximum DC voltage on input or I/O pins is VCC +0.5 V.
See Figure 9. During voltage transitions, input or I/O pins
may overshoot to VCC +2.0 V for periods up to 20 ns. See
Figure 10.
20 ns
VCC
+2.0 V
VCC
+0.5 V
2. Minimum DC input voltage on pins A9, OE#, RESET#,
and WP#/ACC is –0.5 V. During voltage transitions, A9,
OE#, WP#/ACC, and RESET# may overshoot VSS to
–2.0 V for periods of up to 20 ns. See Figure 9. Maximum
DC input voltage on pin A9, OE#, and RESET# is +12.5
V which may overshoot to +14.0 V for periods up to 20
ns. Maximum DC input voltage on WP#/ACC is +9.5 V
which may overshoot to +12.0 V for periods up to 20 ns.
2.0 V
20 ns
20 ns
Figure 10. Maximum Positive
Overshoot Waveform
3. No more than one output may be shorted to ground at a
time. Duration of the short circuit should not be greater
than one second.
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This
is a stress rating only; functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this data sheet is not implied.
Exposure of the device to absolute maximum rating
conditions for extended periods may affect device reliability.
Supply Voltages
OPERATING RANGES
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7–3.6V
Industrial (I) Devices
V
IO (see Note) . . . . . . . . . . . 1.65–1.95 V or 2.7–3.6 V
Ambient Temperature (TA) . . . . . . . . . –40°C to +85°C
Note: For all AC and DC specifications, VIO = VCC; contact
AMD for other VIO options.
Operating ranges define those limits between which the
functionality of the device is guaranteed.
48
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
DC CHARACTERISTICS
CMOS Compatible
Parameter
Parameter Description
Test Conditions
Min
Typ
Max
Unit
Symbol
V
IN = VSS to VCC
,
ILI
Input Load Current
1.0
µA
VCC = VCC max
ILIT
ILR
A9, OE#, RESET# Input Load Current
Reset Leakage Current
VCC = VCC max; VID= 12.5 V
VCC = VCC max; VID= 12.5 V
35
35
µA
µA
V
OUT = VSS to VCC, OE# = VIH
ILO
Output Leakage Current
1.0
µA
VCC = VCC max
5 MHz
20
45
15
30
55
25
OE# = VIH, VCC = VCC max
(Note 1)
ICC1
VCC Active Read Current (Notes 1, 2)
mA
10 MHz
ICC2
ICC3
ICC4
ICC5
VCC Active Write Current (Notes 2, 3)
VCC Standby Current (Note 2)
VCC Reset Current (Note 2)
OE# = VIH, WE# = VIL
mA
µA
µA
µA
CE#, CE2#, RESET#, WP/ACC#
= VIO 0.3 V
1
1
1
5
5
5
RESET# = VSS 0.3 V
VIH = VIO 0.3 V;
VIL = VSS 0.3 V
Automatic Sleep Mode (Notes 2, 4)
VCC Active Read-While-Program Current
(Notes 1, 2)
ICC6
ICC7
ICC8
OE# = VIH
OE# = VIH
OE# = VIH
21
21
17
45
45
25
mA
mA
mA
VCC Active Read-While-Erase Current
(Notes 1, 2)
VCC Active Program-While-Erase-
Suspended Current (Notes 2, 5)
V
IO = 1.65–1.95 V
–0.4
–0.5
0.4
0.8
V
V
V
VIL
VIH
Input Low Voltage
VIO = 2.7–3.6 V
VIO = 1.65–1.95 V
VIO = 2.7–3.6 V
VCC = 3.0 V 10ꢀ
VIO–0.4
VIO+0.4
Input High Voltage
VCC+0.3
9.5
2.0
8.5
V
V
VHH
VID
Voltage for ACC Program Acceleration
Voltage for Autoselect and Temporary
Sector Unprotect
VCC = 3.0 V 10ꢀ
11.5
12.5
V
I
OL = 100 µA, VCC = VCC min, VIO = 1.65–1.95 V
0.1
0.4
V
V
V
V
V
VOL
Output Low Voltage
IOL = 2.0 mA, VCC = VCC min, VIO = 2.7–3.6 V
IOH = –100 µA, VCC = VCC min, VIO = 1.65–1.95 V
VIO–0.1
2.4
VOH
Output High Voltage
IOH = –2.0 mA, VCC = VCC min, VIO = 2.7–3.6 V
VLKO
Low VCC Lock-Out Voltage (Note 5)
2.3
2.5
Notes:
1. The ICC current listed is typically less than 5 mA/MHz, with OE# at
VIH.
4. Automatic sleep mode enables the low power mode when
addresses remain stable for tACC + 150 ns. Typical sleep mode
current is 1 μA.
2. Maximum ICC specifications are tested with VCC = VCCmax
.
5. Not 100% tested.
3. ICC active while Embedded Erase or Embedded Program is in
progress.
June 07, 2005
Am29PDL127H
49
P R E L I M I N A R Y
TEST CONDITIONS
Table 16. Test Specifications
Test Condition All Speeds
1 TTL gate
3.6 V
Unit
Output Load
2.7 kΩ
Device
Under
Test
Output Load Capacitance, CL
(including jig capacitance)
30
pF
Input Rise and Fall Times
Input Pulse Levels
5
ns
V
C
L
6.2 kΩ
0.0–3.0
Input timing measurement
reference levels
1.5
1.5
V
V
Output timing measurement
reference levels
Note: Diodes are IN3064 or equivalent
Note: For 70 pF output load capacitance, 2 ns will be added
to certain read-only operation parameters.
Figure 11. Test Setup
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
OUTPUTS
Steady
Changing from H to L
Changing from L to H
Don’t Care, Any Change Permitted
Does Not Apply
Changing, State Unknown
Center Line is High Impedance State (High Z)
3.0 V
0.0 V
1.5 V
1.5 V
Input
Measurement Level
Output
Figure 12. Input Waveforms and Measurement Levels
50
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTIC
Read-Only Operations
Parameter
Speed Options
JEDEC Std. Description
Test Setup
53
55
55
60
20
20
63
65
65
65
25
25
68
65
65
70
70
30
88
85
85
85
85
30
Unit
ns
tAVAV
tAVQV
tELQV
tRC Read Cycle Time (Note 1)
Min
Max
Max
Max
Max
Max
Max
tACC Address to Output Delay
tCE Chip Enable to Output Delay
tPACC Page Access Time
CE#, OE# = VIL
OE# = VIL
ns
ns
ns
tGLQV
tEHQZ
tGHQZ
tOE Output Enable to Output Delay
ns
tDF Chip Enable to Output High Z (Note 3)
16
16
ns
tDF Output Enable to Output High Z (Notes 1, 3)
ns
Output Hold Time From Addresses, CE# or
OE#, Whichever Occurs First (Notes 3)
tAXQX
tOH
Min
Min
Min
5
0
ns
ns
ns
Read
Output Enable Hold Time
tOEH
Toggle and
Data# Polling
(Note 1)
10
Notes:
1. Not 100% tested.
3. Measurements performed by placing a 50 ohm termination on the
data pin with a bias of VCC/2. The time from OE# high to the data
2. See Figure 11 and Table 16 for test specifications
bus driven to VCC/2 is taken as tDF
.
4. For 70 pF output load capacitance, 2 ns will be added to tACC, tCE
,
tPACC, tOE values for all speed options.
June 07, 2005
Am29PDL127H
51
P R E L I M I N A R Y
AC CHARACTERISTICS
tRC
Addresses Stable
tACC
Addresses
CE#
tRH
tRH
tDF
tOE
OE#
WE#
tOEH
tCE
tOH
HIGH Z
HIGH Z
Valid Data
Data
RESET#
RY/BY#
0 V
Figure 13. Read Operation Timings
Same Page
A22
-
-
A3
A0
A2
Ad
Aa
tACC
Ab
tPACC
Ac
tPACC
tPACC
Data
Qa
Qb
Qc
Qd
CE#
OE#
Figure 14. Page Read Operation Timings
52
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTICS
Hardware Reset (RESET#)
Parameter
JEDEC
Std
Description
All Speed Options
Unit
RESET# Pin Low (During Embedded Algorithms)
to Read Mode (See Note)
tReady
Max
20
µs
RESET# Pin Low (NOT During Embedded
Algorithms) to Read Mode (See Note)
tReady
Max
500
ns
tRP
tRH
tRPD
tRB
RESET# Pulse Width
Min
Min
Min
Min
500
50
20
0
ns
ns
µs
ns
Reset High Time Before Read (See Note)
RESET# Low to Standby Mode
RY/BY# Recovery Time
Note: Not 100% tested.
RY/BY#
CE#, OE#
RESET#
tRH
tRP
tReady
Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms
tReady
RY/BY#
tRB
CE#, OE#
RESET#
tRP
Figure 15. Reset Timings
June 07, 2005
Am29PDL127H
53
P R E L I M I N A R Y
AC CHARACTERISTICS
Erase and Program Operations
Parameter
Speed Options
JEDEC
tAVAV
Std
tWC
tAS
Description
53
63
68
88 Unit
Write Cycle Time (Note 1)
Min
Min
Min
Min
55
65
65
85
ns
ns
ns
ns
tAVWL
Address Setup Time
0
tASO
tAH
Address Setup Time to OE# low during toggle bit polling
Address Hold Time
15
tWLAX
30
25
35
30
Address Hold Time From CE# or OE# high
during toggle bit polling
tAHT
Min
0
ns
tDVWH
tWHDX
tDS
tDH
Data Setup Time
Min
Min
Min
ns
ns
ns
Data Hold Time
0
tOEPH
Output Enable High during toggle bit polling
10
Read Recovery Time Before Write
(OE# High to WE# Low)
tGHWL
tGHWL
Min
0
ns
tELWL
tWHEH
tWLWH
tWHDL
tCS
tCH
CE# Setup Time
Min
Min
Min
Min
Min
Typ
Typ
Typ
Min
Min
Max
0
0
ns
ns
ns
ns
ns
µs
µs
sec
µs
ns
ns
CE# Hold Time
tWP
Write Pulse Width
35
20
40
25
tWPH
tSR/W
Write Pulse Width High
Latency Between Read and Write Operations
0
6
tWHWH1
tWHWH1
tWHWH2
tWHWH1 Programming Operation (Note 2)
tWHWH1 Accelerated Programming Operation (Note 2)
tWHWH2 Sector Erase Operation (Note 2)
4
0.5
50
0
tVCS
tRB
VCC Setup Time (Note 1)
Write Recovery Time from RY/BY#
Program/Erase Valid to RY/BY# Delay
tBUSY
90
Notes:
1. Not 100% tested.
2. See the “Erase And Programming Performance” section for more information.
54
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTICS
Program Command Sequence (last two cycles)
Read Status Data (last two cycles)
tAS
PA
tWC
Addresses
555h
PA
PA
tAH
CE#
OE#
tCH
tWHWH1
tWP
WE#
Data
tWPH
tCS
tDS
tDH
PD
DOUT
A0h
Status
tBUSY
tRB
RY/BY#
VCC
tVCS
Note:
1. PA = program address, PD = program data, DOUT is the true data at the program address.
Figure 16. Program Operation Timings
VHH
VIL or VIH
WP#/ACC
VIL or VIH
tVHH
tVHH
Figure 17. Accelerated Program Timing Diagram
June 07, 2005
Am29PDL127H
55
P R E L I M I N A R Y
AC CHARACTERISTICS
Erase Command Sequence (last two cycles)
Read Status Data
VA
tAS
SA
tWC
VA
Addresses
CE#
2AAh
555h for chip erase
tAH
tCH
OE#
tWP
WE#
tWPH
tWHWH2
tCS
tDS
tDH
Data
Status
D
OUT
55h
30h
10 for Chip Erase
tBUSY
tRB
RY/BY#
VCC
tVCS
Note:
1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see “Write Operation Status”.)
Figure 18. Chip/Sector Erase Operation Timings
56
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTICS
tWC
Valid PA
tWC
tRC
tWC
Valid PA
Valid RA
Valid PA
Addresses
tAH
tAS
tCPH
tAS
tAH
tACC
tCE
CE#
OE#
tCP
tOE
tOEH
tGHWL
tWP
WE#
tDF
tWPH
tDS
tOH
tDH
Valid
Out
Valid
In
Valid
In
Valid
In
Data
tSR/W
WE# Controlled Write Cycle
Read Cycle
CE# Controlled Write Cycles
Figure 19. Back-to-back Read/Write Cycle Timings
tRC
Addresses
CE#
VA
tACC
tCE
VA
VA
tCH
tOE
OE#
WE#
tOEH
tDF
tOH
High Z
High Z
DQ7
Valid Data
Complement
Complement
True
DQ6–DQ0
Status Data
True
Valid Data
Status Data
tBUSY
RY/BY#
Note:
1. VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read
cycle.
Figure 20. Data# Polling Timings (During Embedded Algorithms)
June 07, 2005
Am29PDL127H
57
P R E L I M I N A R Y
AC CHARACTERISTICS
tAHT
tAS
Addresses
tAHT
tASO
CE#
tOEH
WE#
tCEPH
tOEPH
OE#
tDH
Valid Data
tOE
Valid
Status
Valid
Status
Valid
Status
DQ6/DQ2
RY/BY#
Valid Data
(first read)
(second read)
(stops toggling)
Note:
1. VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read
cycle, and array data read cycle.
Figure 21. Toggle Bit Timings (During Embedded Algorithms)
Enter
Embedded
Erasing
Erase
Suspend
Enter Erase
Suspend Program
Erase
Resume
Erase
Erase Suspend
Read
Erase
Suspend
Program
Erase
Complete
WE#
Erase
Erase Suspend
Read
DQ6
DQ2
Note:
1. DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle
DQ2 and DQ6.
Figure 22. DQ2 vs. DQ6
58
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTICS
Temporary Sector Unprotect
Parameter
JEDEC
Std
tVIDR
tVHH
Description
All Speed Options
Unit
ns
VID Rise and Fall Time (See Note)
VHH Rise and Fall Time (See Note)
Min
Min
500
250
ns
RESET# Setup Time for Temporary Sector
Unprotect
tRSP
Min
Min
4
4
µs
µs
RESET# Hold Time from RY/BY# High for
Temporary Sector Unprotect
tRRB
Note: Not 100% tested.
VID
VID
RESET#
VIL or VIH
VIL or VIH
tVIDR
tVIDR
Program or Erase Command Sequence
CE#
WE#
tRRB
tRSP
RY/BY#
Figure 23. Temporary Sector Unprotect Timing Diagram
June 07, 2005
Am29PDL127H
59
P R E L I M I N A R Y
AC CHARACTERISTICS
VID
VIH
RESET#
SA, A6,
A1, A0
Valid*
Sector Group Protect/Unprotect
60h 60h
Valid*
Valid*
Status
Verify
40h
Data
1 µs
Sector Group Protect: 150 µs
Sector Group Unprotect: 15 ms
CE#
WE#
OE#
* For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.
Figure 24. Sector/Sector Block Protect and
Unprotect Timing Diagram
60
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
AC CHARACTERISTICS
Alternate CE# Controlled Erase and Program Operations
Parameter
Speed Options
JEDEC
tAVAV
Std.
tWC
tAS
Description
53
63
68
88
Unit
ns
Write Cycle Time (Note 1)
Address Setup Time
Address Hold Time
Data Setup Time
Data Hold Time
Min
Min
Min
Min
Min
55
65
65
85
tAVWL
tELAX
tDVEH
tEHDX
0
ns
tAH
30
25
35
30
ns
tDS
ns
tDH
0
0
ns
Read Recovery Time Before Write
(OE# High to WE# Low)
tGHEL
tGHEL
Min
ns
tWLEL
tEHWH
tELEH
tEHEL
tWS
tWH
tCP
WE# Setup Time
WE# Hold Time
Min
Min
Min
Min
0
0
ns
ns
ns
ns
CE# Pulse Width
CE# Pulse Width High
35
20
40
25
tCPH
Programming Operation
(Note 2)
tWHWH1
tWHWH1
Typ
6
µs
tWHWH1
tWHWH2
Notes:
tWHWH1
tWHWH2
Accelerated Programming Operation (Note 2)
Sector Erase Operation (Note 2)
Typ
Typ
4
µs
0.5
sec
1. Not 100% tested.
2. See the “Erase And Programming Performance” section for more information.
June 07, 2005
Am29PDL127H
61
P R E L I M I N A R Y
AC CHARACTERISTICS
555 for program
PA for program
2AA for erase
SA for sector erase
555 for chip erase
Data# Polling
Addresses
PA
tWC
tWH
tAS
tAH
WE#
OE#
tGHEL
tWHWH1 or 2
tCP
CE#
Data
tWS
tCPH
tDS
tBUSY
tDH
DQ7#
DOUT
tRH
A0 for program
55 for erase
PD for program
30 for sector erase
10 for chip erase
RESET#
RY/BY#
Notes:
1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SA = sector address, PD = program data.
3. DQ7# is the complement of the data written to the device. DOUT is the data written to the device.
Figure 25. Alternate CE# Controlled Write (Erase/Program) Operation Timings
62
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
ERASE AND PROGRAMMING PERFORMANCE
Parameter
Typ (Note 1) Max (Note 2)
Unit
sec
sec
Comments
Sector Erase Time
Chip Erase Time
0.4
5
Excludes 00h programming
prior to erasure (Note 4)
108
Excludes system level
overhead (Note 5)
Word Program Time
7
210
µs
Accelerated Word Program Time
Chip Program Time (Note 3)
Notes:
4
120
200
µs
50
sec
1. Typical program and erase times assume the following conditions: 25°C, 3.0 V VCC, 1,000,000 cycles. Additionally,
programming typicals assume checkerboard pattern. All values are subject to change.
2. Under worst case conditions of 90°C, VCC = 2.7 V, 1,000,000 cycles. All values are subject to change.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Tables
Table 13 for further information on command definitions.
6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.
LATCHUP CHARACTERISTICS
Description
Min
Max
Input voltage with respect to VSS on all pins except I/O pins
(including A9, OE#, and RESET#)
–1.0 V
13 V
Input voltage with respect to VSS on all I/O pins
VCC Current
–1.0 V
VCC + 1.0 V
+100 mA
–100 mA
Note: Includes all pins except VCC. Test conditions: VCC = 3.0 V, one pin at a time.
BGA PIN CAPACITANCE
Parameter
Symbol
Parameter Description
Input Capacitance
Test Setup
VIN = 0
Typ
4.2
5.4
3.9
Max
5.0
6.5
4.7
Unit
pF
CIN
COUT
CIN2
Output Capacitance
Control Pin Capacitance
VOUT = 0
VIN = 0
pF
pF
Notes:
1. Sampled, not 100% tested.
2. Test conditions TA = 25°C, f = 1.0 MHz.
DATA RETENTION
Parameter Description
Test Conditions
150°C
Min
10
Unit
Years
Years
Minimum Pattern Data Retention Time
125°C
20
June 07, 2005
Am29PDL127H
63
P R E L I M I N A R Y
PHYSICAL DIMENSIONS
VBB080—80-Ball Fine-pitch Ball Grid Array 11.5 x 9 mm package
D
D1
A
e
0.05
(2X)
C
8
7
6
5
4
3
2
1
e
7
SE
E1
E
M
L
K
J
H
G
F
E
D
C
B
A
A1 CORNER
INDEX MARK
10
7
B
PIN A1
CORNER
6
SD
NXφb
0.05
(2X)
C
φ 0.08
φ 0.15
M
M
C
C A
B
TOP VIEW
SIDE VIEW
BOTTOM VIEW
0.10
0.08
C
A2
A
C
C
A1
SEATING PLANE
NOTES:
PACKAGE
JEDEC
VBB 080
N/A
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
11.50 mm x 9.00 mm NOM
PACKAGE
3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT
AS NOTED).
SYMBOL
MIN
---
NOM
---
MAX
1.00
---
NOTE
4.
e REPRESENTS THE SOLDER BALL GRID PITCH.
A
A1
A2
D
OVERALL THICKNESS
BALL HEIGHT
5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE
"D" DIRECTION.
0.20
0.62
---
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE
"E" DIRECTION.
---
0.76
BODY THICKNESS
BODY SIZE
11.50 BSC.
9.00 BSC.
8.80 BSC.
5.60 BSC.
12
N IS THE TOTAL NUMBER OF SOLDER BALLS.
E
BODY SIZE
6
7
DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL
DIAMETER IN A PLANE PARALLEL TO DATUM C.
D1
E1
MD
ME
N
BALL FOOTPRINT
BALL FOOTPRINT
SD AND SE ARE MEASURED WITH RESPECT TO DATUMS
A AND B AND DEFINE THE POSITION OF THE CENTER
SOLDER BALL IN THE OUTER ROW.
ROW MATRIX SIZE D DIRECTION
ROW MATRIX SIZE E DIRECTION
TOTAL BALL COUNT
8
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN
THE OUTER ROW PARALLEL TO THE D OR E DIMENSION,
RESPECTIVELY, SD OR SE = 0.000.
80
φb
0.30
0.35
0.40
BALL DIAMETER
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN
THE OUTER ROW, SD OR SE = e/2
e
0.80 BSC.
0.40 BSC.
BALL PITCH
SD / SE
SOLDER BALL PLACEMENT
8. NOT USED.
(A3-A6, B3-B6, L3-L6, -M3-M6) DEPOPULATED SOLDER BALLS
9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED
BALLS.
10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK
MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
3233 \ 16-038.9h
64
Am29PDL127H
June 07, 2005
P R E L I M I N A R Y
REVISION SUMMARY
SecSi Sector Flash Memory Region and Enter
SecSi Sector/Exit SecSi Sector Command
Sequence
Revision A (September 30, 2002)
Initial release.
Added notes, “Note that the ACC function and unlock
bypass modes are not available when the SecSi sector
is enabled.”
Revision A+1 (October 29, 2002)
Distinctive Characteristics
Sector Erase Command Sequence and Chip Erase
Command Sequence
Added VIO option at 1.8 V and 3 V I/O to Enhanced VIO
Control section.
Added “Note that the SecSi Sector, autoselect, and
CFI functions are unavailable when a [program/erase]
operation is in progress.”
Modified wording of WP#/ACC (Write Protect/Acceler-
ation) Input.
Product Selector Guide
Table 13. Memory Array Command Definitions
Modified the Product Selector Guide Table.
Changed the first address of the unlock bypass reset
command sequence from BA to XXX.
Ordering Information
Changed package type from TBD to VK.
CMOS Compatible
Added VKI to Valid combinations table.
Added ILR parameter to table.
Added Process Technology to Standard Product sec-
tion.
Deleted IACC parameter from table.
Revision A+2 (January 24, 2003)
Revised Order Numbers and Package Markings to re-
flect speed option changes.
Ordering Information
Global
Corrected the package marking for package type PC
on 83 and 88 speed options.
Changed 55 speed option to 53, changed 65 speed
option to 63 and 68.
Revision A+3 (June 20, 2003)
Table 1. Am29PDL127H Device Bus Operations
Distinctive Characteristics
Added note #2.
Changed the active read current to 55 mA.
Requirements for Reading Array Data
Product Selector Guide
Reworded Page Mode Read section
Added row to table to expand speed options and allow
for another VCC range.
Common Flash Memory Interface (CFI)
Changed wording in last sentence of third paragraph
from, “...the autoselect mode.” to “...reading array
data.”
Revision A+4 (June 30, 2003)
Product Selector Guide
Changed CFI website address.
Corrected typo in the VCC,VIO range for the 53 speed
option.
Command Definitions
Changed wording in last sentence of first paragraph
from, “...resets the device to reading array data.” to
...”may place the device to an unknown state. A reset
command is then required to return the device to
reading array data.”
Revision A+5 (November 24, 2003)
Global
Deleted 64-ball Fortified BGA package option
(LAA064). Deleted the 83 speed option (85 ns tACC
,
VIO = 2.7–3.6 V). Replaced the 88 speed option (85 ns
Customer Lockable: SecSi Sector NOT
Programmed or Protected at the factory.
tACC, VIO = 1.65–1.95 V) with 78 (70 ns tACC, VIO
1.65–1.95 V).
=
Added second bullet, SecSi sector-protect verify text
and figure 3.
Changed data sheet status from Advance Information
to Preliminary.
June 07, 2005
Am29PDL127H
65
P R E L I M I N A R Y
Distinctive Characteristics
SecSiTM (Secured Silicon) Sector Flash Memory
Region
Performance Characteristics: Under Power Consump-
tion bullet, changed active read current from 55 to 45
mA; changed program/erase current from 25 to 18
mA.
Customer-Lockable Area: Added sector protection fig-
ure and changed figure reference in this section from
Figure 1 to Figure 3.
DC Characteristics
Table 16. Sector Protection Command Definitions
Changed IOL test conditions for VOL from 4.0 mA to 2.0
mA.
Corrected number of cycles for SecSi Protection Bit
Status, PPMLB Status, and SPMLB Status from 4 to 5
cycles. For these command sequences, inserted a
cycle before the final read cycle (RD0).
Table 16, Test Specifications
Changed CL from 70 pF to 30 pF. Added note for 70 pF
load capacitance.
Revision A+6 (June 7, 2005)
AC Characteristics
CoverpageandTitlepage
Read-only Operations table: Added note for 70 pF
load capacitance.
Updated EOL disclaimers.
Added notation to superseding documents.
Trademarks
Copyright © 2005 Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.
ExpressFlash is a trademark of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
66
Am29PDL127H
June 07, 2005
相关型号:
PD127H63VI
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
AMD
PD127H68VI
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
AMD
PD127H88VI
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
AMD
PD128G70RF
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G70RI
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G70VF
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G70VI
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G80VE
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G80VF
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G80VI
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G80VK
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
PD128G90VE
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AMD
©2020 ICPDF网 联系我们和版权申明