AN-733 [ADI]

Universal Precision Op Amp Evaluation Board in MSOP Package; 通用精密运算放大器评估板,采用MSOP封装
AN-733
型号: AN-733
厂家: ADI    ADI
描述:

Universal Precision Op Amp Evaluation Board in MSOP Package
通用精密运算放大器评估板,采用MSOP封装

运算放大器
文件: 总4页 (文件大小:631K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
AN-733  
APPLICA
TION NOTE  
One Technology Way •
P
.
O. Box 9106 • Norwood, MA 02062-9106 • Tel: 781/329-4700 • Fax: 781/326-8703 •
www.analog.com  
Universal Precision Op Amp Evaluation Board in MSOP Package  
by Giampaolo Marino, Soufiane Bendaoud, and Steve Ranta  
INTRODUCTION  
LOW-PASS FILTER  
The EVAL-PRAOPAMP-1RM is an evaluation board which  
accommodates single op amps in MSOP packages. It is  
meant to provide the user with multiple choices and  
extensive flexibility for different application circuits  
and configurations. This board is not intended to be  
used with high frequency components or high speed  
amplifiers. However, it provides the user with many  
combinations for various circuit types, including active  
filters, differential amplifiers, and external frequency  
compensation circuits. A few examples of application  
circuits are given in this application note.  
Figure 1 is a typical representation of a first-order low-  
pass filter. This circuit has a 6 dB per octave roll-off  
after a close-loop –3 dB point defined by fC
. Gain below  
this frequency is defined as the magnitude of R7 to R2.  
The circuit might be considered as an ac integrator for  
frequencies well above fC; however, the time domain  
response is that of a single RC, rather than an integral.  
fC = 1/(2  R7 C7); –3 dB frequency  
fL = 1/(2  R2 C7); unity gain frequency  
Acl = –(R7/R2); close loop gain  
R6 should be chosen equal to the parallel combination  
between R7 and R2 in order to minimize errors due to  
bias currents.  
ꢇꢄ  
ꢃꢄ  
ꢃꢄ  
ꢃꢅ  
ꢈꢉ  
ꢀꢁꢂ  
ꢃꢅ  
ꢃꢆ  
ꢃꢇ  
ꢈꢉ  
ꢃꢆ  
ꢀꢁꢂ  
ꢈꢉ  
ꢖꢔ  
ꢕꢔ  
ꢓꢔ  
Figure 2. Difference Amplifier  
ꢊ  
DIFFERENCE AMPLIFIER AND PERFORMANCE  
OPTIMIZATION  
Figure 2 shows an op amp configured as a difference  
amplifier. The difference amplifier is the complement  
of the summing amplifier, and allows the subtraction  
of two voltages or the cancellation of a signal common  
to both inputs. The circuit shown in Figure 2 is useful  
as a computational amplifier in making a differential  
to single-ended conversion or in rejecting a common-  
mode signal. The output voltage VOUT is comprised of  
two separate components:  
ꢁ  
�ꢘꢙ�ꢓ ꢚ ꢗꢔꢔ  
ꢒꢓꢔ  
ꢗꢔꢑ  
ꢗꢔꢔꢑ  
ꢗꢔꢔꢔꢑ  
ꢗꢔꢔꢔꢔꢑ  
�ꢀꢁꢂꢃꢄꢅꢀ ꢆ�ꢀꢇꢈꢀꢉꢊꢋ  
1. A component VOUT1 due to VIN1 acting alone (VIN2  
short circuited to ground.)  
Figure 1. Simple Low-Pass Filter  
2. A component VOUT2 due to VIN2 acting alone (VIN1  
short circuited to ground.)  
REV. A  
AN-733  
The algebraic sum of these two components should be  
equal to VOUT. By applying the principles expressed in  
the output voltage VOUT components, and by letting R4  
= R2 and R7 = R6, then:  
CURRENT-TO-VOLTAGE CONVERTER  
Current may be measured in two ways with an opera-  
tional amplifier: It can be converted to a voltage with a  
resistor and then amplified, or injected directly into a  
summing node.  
VOUT1 = VIN1 R7/R2  
ꢃꢄ  
V
OUT
2 = –V
IN
2 R7/R2  
V
OUT
= V
OUT
1 + V
OUT2 = ( VIN
1 – V
IN2) R7/R1  
Difference amplifiers are commonly used in high  
accuracy circuits to improve the common-mode rejec-  
tion ratio, typically known as CMRR.  
ꢆꢇ  
ꢀꢁꢂ  
ꢃꢅ  
ꢉ ꢆ ꢃꢄ  
ꢆꢇ  
ꢀꢁꢂ  
For this type of application, CMRR depends upon how  
tightly matched resistors are used; poorly matched resis-  
tors result in a low value of CMRR.  
Figure 3. Current-to-Voltage Converter  
Figure 3 is a typical representation of a current-to-voltage  
transducer. The input current is fed directly into the sum-  
ming node and the amplifier output voltage changes to  
exactly the same current from the summing node through  
R7. The scale factor of this circuit is R7 volts per amps.  
The only conversion error in this circuit is IBIAS, which is  
summed algebraically with IIN  
To see how this works, consider a hypothetical source  
of error for resistor R7 (1 – error). Using the superposi-  
tion principle and letting R4 = R2 and R7 = R6, the output  
voltage would be as follows:  
R7 R2 + 2R7error  
1−  
×
R2  
R2 + R7  
2
ꢃꢄ  
VOUT  
=
R7  
R2 + R7  
VD +  
×error  
ꢇꢅ  
�ꢈ  
VDD =VIN2 VIN1  
ꢀꢁꢂ  
ꢃꢆ  
�ꢉ  
From this equation, ACM and ADM can be defined as  
follows:  
ꢃꢅ  
ACM = R7/(R7 – R2) error  
ADM = R7/R2 {1 – [(R2+2R7/R2+R7) error/2]}  
These equations demonstrate that when there is not an  
error in the resistor values, the ACM = 0 and the amplifier  
responds only to the differential voltage being applied to  
its inputs; under these conditions, the CMRR of the circuit  
becomes highly dependent on the CMRR of the amplifier  
selected for this job.  
�ꢀ  
ꢂ�ꢀ ꢃ ꢄ  
ꢅꢆ  
As mentioned above, errors introduced by resistor  
mismatch can be a big drawback of discrete differential  
amplifiers, but there are different ways to optimize this  
circuit configuration:  
ꢂ�ꢁ ꢃ ꢄ  
ꢅ�  
�ꢁ  
1. The differential gain is directly related to the ratio  
R7/R2; therefore, one way to optimize the perfor-  
mance of this circuit is to place the amplifier in a high  
gain configuration. When larger values for resistors  
R7 and R6 and smaller values for resistors R2 and R4  
are selected, the higher the gain, the higher the CMRR.  
For example, when R7 = R6 = 10 k, and R2 = R4 = 1 k  
and error = 0.1%, CMRR improves to better than 80 dB.  
For high gain configuration, select amplifiers with  
very low IBIAS and very high gain (such as the AD8551,  
AD8571, AD8603, and AD8605) to reduce errors.  
Figure 5. Output Response  
GENERATION OF SQUAREWAVEFORMS USING A  
BISTABLE MULTIVIBRATOR  
A square waveform can be simply generated by arrang-  
ing the amplifier for a bistable multivibrator to switch  
states periodically as Figure 5 shows.  
Once the output of the amplifier reaches one of two pos-  
sible levels, such as L+, capacitor C9 charges toward this  
level through resistor R7. The voltage across C9, which  
is applied to the negative input terminal of the ampli-  
fier denoted as V–, then rises exponentially toward L+  
with a time constant = C9R7. Meanwhile, the voltage  
2. Select resistors that have much tighter tolerance and  
accuracy. The more closely they are matched, the better  
the CMRR. For example, if a CMRR of 90 dB is needed,  
then match resistors to approximately 0.02%.  
–2–  
REV. A  
AN-733  
at the positive input terminal of the amplifier, denoted as  
V+ = BL+. This continues until the capacitor voltage  
reaches the positive threshold VTH, at which point the  
bistable multivibrator switches to the other stable state  
in which VO = L– and V+ = BL–. This is shown in Figure 5.  
ꢓ ꢇꢈꢔ  
ꢓ ꢐꢖꢗ  
The capacitor then begins to discharge, and its voltage,  
V–, decreases exponentially toward L–. This continues  
until V– reaches the negative threshold VTL, at which time  
the bistable multivibrator switches to the positive output  
state, and the cycle repeats itself.  
�ꢀꢁ  
It is important to note that the frequency of the square  
wave being generated, fO, depends only on the external  
components being used. Any variation in L+ will cause  
V+ to vary in proportion, ensuring the same transition  
time and the same oscillation frequency. The maximum  
operating frequency is determined by the amplifier  
speed, which can be increased significantly by using  
faster devices.  
ꢂꢃꢄꢅ ꢆꢇꢈꢉꢊꢁꢃꢋꢌ  
Figure 8. Capacitive Load Drive with Resistor  
EXTERNAL COMPENSATIONTECHNIQUES  
Series Resistor Compensation  
The use of external compensation networks may be  
required to optimize certain applications. Figure 6 is a  
typical representation of a series resistor compensation  
for stabilizing an op amp driving capacitive load. The sta-  
bilizing effect of the series resistor isolates the op amp  
output and the feedback network from the capacitive  
load. The required amount of series resistance depends  
on the part used, but values of 5 to 50 are usually  
sufficient to prevent local resonance. The disadvantages  
of this technique are a reduction in gain accuracy and  
extra distortion when driving nonlinear loads.  
The lowest operating frequency depends on the practical  
upper limits set by R7 and C9.  
Using the name convention outlined on the PRA OPAMP  
evaluation board, the circuit should be connected  
as follows:  
B = R4/(R4 + R9); feedback factor (noninverting input)  
T = 2R7 C9 ln((1 + B)/(1 – B)); period of oscillation  
fO = 1/T; oscillation frequency  
ꢅꢆꢇ  
ꢀꢁꢂ  
ꢀꢁꢂ  
ꢃꢄ  
ꢃꢄ  
Figure 6. Series Resistor Compensation  
ꢓ ꢇꢈꢔ  
ꢓ ꢐꢖꢗ  
�ꢀꢁ  
�ꢀꢁ  
ꢂꢃꢄꢅ ꢆꢇꢈꢉꢊꢁꢃꢋꢌ  
ꢂꢃꢄꢅ ꢆꢇꢈꢉꢊꢁꢃꢋꢌ  
Figure 7. Capacitive Load Drive Without Resistor  
Figure 10. Capacitive Load Drive Without Snubber  
REV. A  
–3–  
AN-733  
Snubber Network  
ꢒ ꢄꢅꢓ  
ꢒ ꢕꢅꢅꢖꢗ  
ꢒ ꢄꢅꢅꢀ  
ꢒ ꢄꢙꢗ  
Another way to stabilize an op amp driving a capacitive  
load is with the use of a snubber, as shown in Figure  
9. This method presents the significant advantage of  
not reducing the output swing because there is not  
any isolation resistor in the signal path. Also, the use  
of the snubber does not degrade the gain accuracy or  
cause extra distortion when driving a nonlinear load.  
The exact R
S
and C
S
combinations can be determined  
experimentally.  
�ꢀꢁꢂ ꢃꢄꢅꢆꢇꢈꢀꢉꢊ  
Figure 11. Capacitive Load Drive with the Snubber  
ꢙꢐꢐ ꢗꢙꢏꢏꢟꢄꢕ ꢇꢒꢖꢗꢒꢘꢕꢘꢌ ꢖꢒꢎꢘꢌꢟꢘꢔ  
ꢇ�  
�ꢀꢁꢂꢃꢂ ꢇꢒꢖꢗꢒꢘꢕꢘꢌꢏ ꢙꢊꢕ ꢚꢛ ꢍꢕꢜꢙꢎꢐꢌ  
ꢏꢝꢒꢊꢌꢕꢍ ꢞꢟꢌꢝ ꢙ ꢏꢖꢙꢐꢐ ꢇꢒꢗꢗꢕꢊ  
ꢏꢌꢊꢙꢗ ꢚꢕꢌꢞꢕꢕꢘ ꢌꢝꢕ ꢖꢒꢎꢘꢌꢟꢘꢔ ꢍꢏꢠ  
ꢌꢒ ꢎꢏꢕ ꢌꢝꢕ ꢇꢒꢖꢗꢒꢘꢕꢘꢌ ꢖꢒꢎꢘꢌꢟꢘꢔ  
ꢐꢒꢇꢙꢌꢟꢒꢘꢡ ꢏꢟꢖꢗꢕꢖꢒꢄꢕ ꢌꢝꢕ ꢏꢌꢊꢙꢗ  
ꢞꢟꢌꢝ ꢙ ꢇꢎꢌꢌꢟꢘꢔ ꢎꢌꢕꢘꢏꢟꢐ ꢢꢍꢊꢕꢖꢕꢐ  
ꢇꢎꢌꢌꢟꢘꢔ ꢌꢟꢣꢙꢇꢌꢒ ꢚꢐꢙꢍꢕꢡ ꢕꢌꢇꢠꢤ  
ꢐꢒꢇꢙꢌꢟꢒꢘꢏ ꢇꢙꢘ ꢙꢇꢇꢒꢖꢖꢒꢍꢙꢌꢕ ꢓꢑꢓꢋ ꢌꢒ ꢃꢋꢈꢃ  
ꢏꢟꢥꢕꢍ ꢏꢎꢊꢜꢙꢇꢕ ꢖꢒꢎꢘꢌ ꢗꢙꢇꢦꢙꢔꢕꢏꢡ ꢈꢧꢃꢨ ꢏꢗꢙꢇꢕꢍ  
ꢐꢕꢙꢍꢕꢍ ꢊꢕꢏꢟꢏꢌꢒꢊꢏ ꢙꢘꢍ ꢓꢠꢁꢨ ꢏꢗꢙꢇꢕꢍ  
ꢇꢑ  
ꢐꢕꢙꢍꢕꢍ ꢇꢙꢗꢙꢇꢟꢌꢒꢊꢏ  
ꢊ�  
ꢄꢇꢇ  
ꢊꢑ  
ꢇꢃ  
ꢇꢉ  
ꢊꢈꢈ  
ꢇꢈꢓ  
ꢔꢁ  
ꢇꢈ  
ꢊꢈ  
ꢊ ꢈ  
ꢊꢃ  
ꢊꢈꢓ  
ꢄꢈ  
ꢔꢈ  
ꢍꢎꢌ  
ꢊꢋ  
ꢇꢋ  
ꢊ  
ꢊ  
ꢊ ꢃ  
ꢄꢅ  
ꢄꢒ  
ꢔꢋ  
ꢊꢁ  
ꢄꢆ  
ꢊꢉ  
ꢄꢃ  
ꢔꢃ  
ꢊꢀ  
ꢇꢈꢈ  
ꢊ ꢃ  
ꢊꢂ  
ꢇꢂ  
ꢔꢀ  
ꢊꢈꢃ  
ꢄꢕꢕ  
Figure 13. EVAL-PRAOPAMP-1RM Board Layout Patterns  
© 2004 Analog Devices, Inc. All rights reserved.Trademarks and registered trademarks are the property of their respective owners.  
–4–  
REV. A  

相关型号:

AN-7508

HVIC/IGBT Half-Bridge Converter Evaluation Circuit
FAIRCHILD

AN-756

Sampled Systems and the Effects of Clock Phase Noise and Jitter
ADI

AN-759

Expanding the Number of DAC Outputs on the ADuC8xx and ADuC702x Families
ADI

AN-763

Dual Universal Precision Op Amp Evaluation Board
ADI

AN-768

ECL Backplane Design
FAIRCHILD

AN-7701

FL7701 Design Tool Flow
FAIRCHILD

AN-7730

FL7730 Design Tool Flow
FAIRCHILD

AN-7732

FL7732 Design Tool Flow (Flyback)
FAIRCHILD

AN-780

Operating ECL from a Single Positive Supply
FAIRCHILD

AN-7820

EVALUATION BOARD
FAIRCHILD

AN-784

F100K ECL Dual Rail Translators
FAIRCHILD

AN-793

ESD/Latch-Up Considerations with iCoupler® Isolation Products
ADI