ADSP-2187LBSTZ-210_技术文档

DSP Microcomputer

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

SYSTEM INTERFACE FEATURES

PERFORMANCE FEATURES

Up to 19 ns instruction cycle time, 52 MIPS sustained

performance

16-bit internal DMA port for high-speed access to on-chip

memory (mode selectable)

Single-cycle instruction execution

Single-cycle context switch

4M-byte memory interface for storage of data tables and pro-

gram overlays (mode selectable)

8-bit DMA to byte memory for transparent program and data

memory transfers (mode selectable)

3-bus architecture allows dual operand fetches in every

instruction cycle

Programmable memory strobe and separate I/O memory

space permits “glueless” system design

Programmable wait state generation

2 double-buffered serial ports with companding hardware

and automatic data buffering

Multifunction instructions

Power-down mode featuring low CMOS standby power dissi-

pation with 400 CLKIN cycle recovery from power-down

condition

Low power dissipation in idle mode

Automatic booting of on-chip program memory from byte-

wide external memory, for example, EPROM, or through

internal DMA Port

INTEGRATION FEATURES

ADSP-2100 family code compatible (easy to use algebraic

syntax), with instruction set extensions

Up to 160K bytes of on-chip RAM, configured

Up to 32K words program memory RAM

Up to 32K words data memory RAM

6 external interrupts

13 programmable flag pins provide flexible system signaling

UART emulation through software SPORT reconfiguration

ICE-Port emulator interface supports debugging in final

systems

Dual-purpose program memory for both instruction and

data storage

Independent ALU, multiplier/accumulator, and barrel shifter

computational units

2 independent data address generators

Powerful program sequencer provides zero overhead loop-

ing conditional instruction execution

Programmable 16-bit interval timer with prescaler

100-lead LQFP and 144-ball BGA

POWER-DOWN

CONTROL

FULL MEMORY MODE

PROGRAMMABLE

MEMORY

PROGRAM

EXTERNAL

ADDRESS

BUS

DATA

MEMORY

UP TO

DATA ADDRESS

GENERATORS

I/O

MEMORY

UP TO

32K

؋

24-BIT

PROGRAM

SEQUENCER

AND

FLAGS

DAG1 DAG2

32K

؋

16-BIT

EXTERNAL

DATA

BUS

PROGRAM MEMORY ADDRESS

DATA MEMORY ADDRESS

BYTE DMA

CONTROLLER

PROGRAM MEMORY DATA

DATA MEMORY DATA

OR

EXTERNAL

DATA

BUS

ARITHMETIC UNITS

SERIAL PORTS

TIMER

INTERNAL

DMA

PORT

ALU

MAC

SHIFTER

SPORT0

SPORT1

ADSP-2100 BASE

ARCHITECTURE

HOST MODE

Figure 1. Functional Block Diagram

ICE-Port is a trademark of Analog Devices, Inc.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

TABLE OF CONTENTS

Performance Features ............................................... 1

Integration Features ................................................. 1

System Interface Features ........................................... 1

Table of Contents ..................................................... 2

Revision History ...................................................... 2

General Description ................................................. 3

Architecture Overview ........................................... 3

Modes Of Operation .............................................. 4

Interrupts ........................................................... 5

Low Power Operation ............................................ 6

System Interface ................................................... 7

Reset .................................................................. 8

Memory Architecture ............................................ 8

Bus Request and Bus Grant ................................... 13

Flag I/O Pins ..................................................... 13

Instruction Set Description ................................... 14

Development System ........................................... 14

Additional Information ........................................ 16

Pin Descriptions .................................................... 17

Memory Interface Pins ......................................... 18

Terminating Unused Pins ..................................... 19

Specifications ........................................................ 21

Operating Conditions ........................................... 21

Electrical Characteristics ....................................... 21

Absolute Maximum Ratings ................................... 22

Package Information ............................................ 22

ESD Sensitivity ................................................... 22

Timing Specifications ........................................... 22

Power Supply Current .......................................... 36

Power Dissipation ............................................... 37

Output Drive Currents ......................................... 40

Power-Down Current ........................................... 41

Capacitive Loading – ADSP-2184L, ADSP-2186L ........ 42

Capacitive Loading – ADSP-2185L, ADSP-2187L ........ 42

Test Conditions .................................................. 43

Environmental Conditions .................................... 43

LQFP Package Pinout ........................................... 44

BGA Package Pinout ............................................ 45

Outline Dimensions ................................................ 46

Surface Mount Design .......................................... 47

Ordering Guide ..................................................... 47

REVISION HISTORY

1/08—Rev. C

This revision of the ADSP-2184L/ADSP-2185L/

ADSP-2186L/ADSP-2187L processor data sheet combines the

ADSP-2184L, ADSP-2185L, ADSP-2186L, and ADSP-2187L.

This version also contains new RoHS compliant packages.

Rev. C

|

Page 2 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

GENERAL DESCRIPTION

The ADSP-218xL series consists of four single chip microcom-

puters optimized for digital signal processing applications. The

functional block diagram for the ADSP-218xL series members

appears in Figure 1 on Page 1. All series members are pin-com-

patible and are differentiated solely by the amount of on-chip

SRAM. This feature, combined with ADSP-21xx code compati-

bility, provides a great deal of flexibility in the design decision.

Specific family members are shown in Table 1.

ARCHITECTURE OVERVIEW

The ADSP-218xL series instruction set provides flexible data

moves and multifunction (one or two data moves with a com-

putation) instructions. Every instruction can be executed in a

single processor cycle. The ADSP-218xL assembly language uses

an algebraic syntax for ease of coding and readability. A com-

prehensive set of development tools supports program

development.

Table 1. ADSP-218xL DSP Microcomputer Family

The functional block diagram is an overall block diagram of the

ADSP-218xL series. The processor contains three independent

computational units: the ALU, the multiplier/accumulator

(MAC), and the shifter. The computational units process 16-bit

data directly and have provisions to support multiprecision

computations. The ALU performs a standard set of arithmetic

and logic operations; division primitives are also supported. The

MAC performs single-cycle multiply, multiply/add, and multi-

ply/subtract operations with 40 bits of accumulation. The shifter

performs logical and arithmetic shifts, normalization, denor-

malization, and derive exponent operations.

Program Memory Data Memory

Device

(K words)

ADSP-2184L

ADSP-2185L

ADSP-2186L

ADSP-2187L

4

16

8

16

8

32

ADSP-218xL series members combine the ADSP-2100 family

base architecture (three computational units, data address gen-

erators, and a program sequencer) with two serial ports, a 16-bit

internal DMA port, a byte DMA port, a programmable timer,

flag I/O, extensive interrupt capabilities, and on-chip program

and data memory.

The shifter can be used to efficiently implement numeric format

control, including multiword and block floating-point

representations.

The internal result (R) bus connects the computational units so

that the output of any unit may be the input of any unit on the

next cycle.

ADSP-218xL series members integrate up to 160K bytes of on-

chip memory configured as up to 32K words (24-bit) of pro-

gram RAM, and up to 32K words (16-bit) of data RAM. Power-

down circuitry is also provided to meet the low power needs of

battery-operated portable equipment. The ADSP-218xL is avail-

able in 100-lead LQFP and 144-ball BGA packages.

A powerful program sequencer and two dedicated data address

generators ensure efficient delivery of operands to these compu-

tational units. The sequencer supports conditional jumps,

subroutine calls, and returns in a single cycle. With internal

loop counters and loop stacks, ADSP-218xL series members

execute looped code with zero overhead; no explicit jump

instructions are required to maintain loops.

Fabricated using high-speed, low-power, CMOS processes,

ADSP-218xL series members operate with a 19 ns instruction

cycle time (ADSP-2185L and ADSP-2187L) or a a 25 ns instruc-

tion cycle time (ADSP-2184L and ADSP-2186L). Every

instruction can execute in a single processor cycle.

Two data address generators (DAGs) provide addresses for

simultaneous dual operand fetches (from data memory and pro-

gram memory). Each DAG maintains and updates four address

pointers. Whenever the pointer is used to access data (indirect

addressing), it is post-modified by the value of one of four possi-

ble modify registers. A length value may be associated with each

pointer to implement automatic modulo addressing for

circular buffers.

The ADSP-218xL’s flexible architecture and comprehensive

instruction set allow the processor to perform multiple opera-

tions in parallel. In one processor cycle, ADSP-218xL series

members can:

• Generate the next program address

• Fetch the next instruction

Five internal buses provide efficient data transfer:

• Program Memory Address (PMA) Bus

• Program Memory Data (PMD) Bus

• Data Memory Address (DMA) Bus

• Data Memory Data (DMD) Bus

• Result (R) Bus

• Perform one or two data moves

• Update one or two data address pointers

• Perform a computational operation

This takes place while the processor continues to:

• Receive and transmit data through the two serial ports

• Receive and/or transmit data through the internal

DMA port

• Receive and/or transmit data through the byte DMA port

• Decrement timer

Rev. C

|

Page 3 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

The two address buses (PMA and DMA) share a single external

address bus, allowing memory to be expanded off-chip, and the

two data buses (PMD and DMD) share a single external data

bus. Byte memory space and I/O memory space also share the

external buses.

Serial Ports

ADSP-218xL series members incorporate two complete syn-

chronous serial ports (SPORT0 and SPORT1) for serial

communications and multiprocessor communication.

Following is a brief list of the capabilities of the ADSP-218xL

SPORTs. For additional information on Serial Ports, refer to the

ADSP-218x DSP Hardware Reference.

Program memory can store both instructions and data, permit-

ting ADSP-218xL series members to fetch two operands in a

single cycle, one from program memory and one from data

memory. ADSP-218xL series members can fetch an operand

from program memory and the next instruction in the

same cycle.

• SPORTs are bidirectional and have a separate, double-

buffered transmit and receive section.

• SPORTs can use an external serial clock or generate their

own serial clock internally.

In lieu of the address and data bus for external memory connec-

tion, ADSP-218xL series members can be configured for 16-bit

Internal DMA port (IDMA port) connection to external sys-

tems. The IDMA port is made up of 16 data/address pins and

five control pins. The IDMA port provides transparent, direct

access to the DSP’s on-chip program and data RAM.

• SPORTs have independent framing for the receive and

transmit sections. Sections run in a frameless mode or with

frame synchronization signals internally or externally gen-

erated. Frame sync signals are active high or inverted, with

either of two pulse widths and timings.

An interface to low cost, byte-wide memory is provided by the

Byte DMA port (BDMA port). The BDMA port is bidirectional

and can directly address up to four megabytes of external RAM

or ROM for off-chip storage of program overlays or data tables.

• SPORTs support serial data word lengths from 3 bits to

16 bits and provide optional A-law and μ-law companding,

according to CCITT recommendation G.711.

• SPORT receive and transmit sections can generate unique

interrupts on completing a data word transfer.

The byte memory and I/O memory space interface supports

slow memories and I/O memory-mapped peripherals with pro-

grammable wait state generation. External devices can gain

control of external buses with bus request/grant signals (BR,

BGH, and BG). One execution mode (Go Mode) allows the

ADSP-218xL to continue running from on-chip memory. Nor-

mal execution mode requires the processor to halt while buses

are granted.

• SPORTs can receive and transmit an entire circular buffer

of data with only one overhead cycle per data word. An

interrupt is generated after a data buffer transfer.

• SPORT0 has a multichannel interface to selectively receive

and transmit a 24-word or 32-word, time-division multi-

plexed, serial bitstream.

ADSP-218xL series members can respond to eleven interrupts.

There can be up to six external interrupts (one edge-sensitive,

two level-sensitive, and three configurable) and seven internal

interrupts generated by the timer, the serial ports (SPORT), the

BDMA port, and the power-down circuitry. There is also a mas-

ter RESET signal. The two serial ports provide a complete

synchronous serial interface with optional companding in hard-

ware and a wide variety of framed or frameless data transmit

and receive modes of operation. Each serial port can generate an

internal programmable serial clock or accept an external

serial clock.

• SPORT1 can be configured to have two external interrupts

(IRQ0 and IRQ1) and the FI and FO signals. The internally

generated serial clock may still be used in this

configuration.

MODES OF OPERATION

The ADSP-218xL series modes of operation appear in Table 2.

Only the ADSP-2187L provides Mode D operation

Setting Memory Mode

Memory Mode selection for the ADSP-218xL series is made

during chip reset through the use of the Mode C pin. This pin is

multiplexed with the DSP’s PF2 pin, so care must be taken in

how the mode selection is made. The two methods for selecting

the value of Mode C are active and passive.

ADSP-218xL series members provide up to 13 general-purpose

flag pins. The data input and output pins on SPORT1 can be

alternatively configured as an input flag and an output flag. In

addition, eight flags are programmable as inputs or outputs, and

three flags are always outputs.

Passive Configuration

A programmable interval timer generates periodic interrupts. A

16-bit count register (TCOUNT) decrements every n processor

cycle, where n is a scaling value stored in an 8-bit register

(TSCALE). When the value of the count register reaches zero,

an interrupt is generated and the count register is reloaded from

a 16-bit period register (TPERIOD).

Passive Configuration involves the use of a pull-up or pull-

down resistor connected to the Mode C pin. To minimize power

consumption, or if the PF2 pin is to be used as an output in the

DSP application, a weak pull-up or pull-down resistance, on the

order of 10 kΩ, can be used. This value should be sufficient to

pull the pin to the desired level and still allow the pin to operate

as a programmable flag output without undue strain on the pro-

cessor’s output driver. For minimum power consumption

Rev. C

|

Page 4 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Table 2. Modes of Operation

Mode D¹Mode C

Mode B

Mode A

Booting Method

X

0

1

0

1

0

1

0

BDMA feature is used to load the first 32 program memory words from the byte memory

space. Program execution is held off until all 32 words have been loaded. Chip is

configured in Full Memory Mode.²

0

1

0

No automatic boot operations occur. Program execution starts at external memory

location 0. Chip is configured in Full Memory Mode. BDMA can still be used, but the

processor does not automatically use or wait for these operations.

BDMA feature is used to load the first 32 program memory words from the byte memory

space. Program execution is held off until all 32 words have been loaded. Chip is

configured in Host Mode. IACK has active pull-down. (Requires additional hardware.)

IDMA feature is used to load any internal memory as desired. Program execution is held

off until the host writes to internal program memory location 0. Chip is configured in

Host Mode. IACK has active pull-down.²

BDMA feature is used to load the first 32 program memory words from the byte memory

space. Program execution is held off until all 32 words have been loaded. Chip is

configured in Host Mode; IACK requires external pull-down. (Requires additional

hardware.)

1

0

1

IDMA feature is used to load any internal memory as desired. Program execution is held

off until the host writes to internal program memory location 0. Chip is configured in

Host Mode. IACK requires external pull-down.²

¹Mode D applies to the ADSP-2187L processor only.

²Considered as standard operating settings. Using these configurations allows for easier design and better memory management.

during power-down, reconfigure PF2 to be an input, as the pull-

up or pull-down resistance will hold the pin in a known state,

and will not switch.

from the timer, the byte DMA port, the two serial ports, soft-

ware, and the power-down control circuit. The interrupt levels

are internally prioritized and individually maskable (except

power-down and reset). The IRQ2, IRQ0, and IRQ1 input pins

can be programmed to be either level- or edge-sensitive. IRQL0

and IRQL1 are level-sensitive and IRQE is edge-sensitive. The

priorities and vector addresses of all interrupts are shown in

Table 3.

Active Configuration

Active Configuration involves the use of a three-statable exter-

nal driver connected to the Mode C pin. A driver’s output

enable should be connected to the DSP’s RESET signal such that

it only drives the PF2 pin when RESET is active (low). When

RESET is deasserted, the driver should be three-state, thus

allowing full use of the PF2 pin as either an input or output. To

minimize power consumption during power-down, configure

the programmable flag as an output when connected to a three-

stated buffer. This ensures that the pin will be held at a constant

level, and will not oscillate should the three-state driver’s level

hover around the logic switching point.

Table 3. Interrupt Priority and Interrupt Vector Addresses

Interrupt Vector Address

Source Of Interrupt

(Hex)

RESET (or Power-Up with PUCR = 1) 0x0000 (highest priority)

Power-Down (Nonmaskable)

IRQ2

0x002C

0x0004

IRQL1

0x0008

IDMA ACK Configuration (ADSP-2187L Only)

IRQL0

0x000C

Mode D = 0 and in Host Mode: IACK is an active, driven signal

and cannot be “wire-OR’ed.” Mode D = 1 and in Host Mode:

IACK is an open drain and requires an external pull-down, but

multiple IACK pins can be “wire-OR’ed” together.

SPORT0 Transmit

SPORT0 Receive

IRQE

0x0010

0x0014

0x0018

BDMA Interrupt

SPORT1 Transmit or IRQ1

SPORT1 Receive or IRQ0

Timer

0x001C

INTERRUPTS

0x0020

The interrupt controller allows the processor to respond to the

eleven possible interrupts and reset with minimum overhead.

ADSP-218xL series members provide four dedicated external

interrupt input pins: IRQ2, IRQL0, IRQL1, and IRQE (shared

with the PF7–4 pins). In addition, SPORT1 may be reconfig-

ured for IRQ0, IRQ1, FI, and FO, for a total of six external

interrupts. The ADSP-218xL also supports internal interrupts

0x0024

0x0028 (lowest priority)

Interrupt routines can either be nested with higher priority

interrupts taking precedence or processed sequentially. Inter-

rupts can be masked or unmasked with the IMASK register.

Rev. C

|

Page 5 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Individual interrupt requests are logically AND’ed with the bits

in IMASK; the highest priority unmasked interrupt is then

selected. The power-down interrupt is nonmaskable.

• Support for crystal operation includes disabling the oscilla-

tor to save power (the processor automatically waits

approximately 4096 CLKIN cycles for the crystal oscillator

to start or stabilize), and letting the oscillator run to allow

400 CLKIN cycle start-up.

ADSP-218xL series members mask all interrupts for one

instruction cycle following the execution of an instruction that

modifies the IMASK register. This does not affect serial port

autobuffering or DMA transfers.

• Power-down is initiated by either the power-down pin

(PWD) or the software power-down force bit. Interrupt

support allows an unlimited number of instructions to be

executed before optionally powering down. The power-

down interrupt also can be used as a nonmaskable, edge-

sensitive interrupt.

The interrupt control register, ICNTL, controls interrupt nest-

ing and defines the IRQ0, IRQ1, and IRQ2 external interrupts to

be either edge- or level-sensitive. The IRQE pin is an external

edge-sensitive interrupt and can be forced and cleared. The

IRQL0 and IRQL1 pins are external level sensitive interrupts.

• Context clear/save control allows the processor to continue

where it left off or start with a clean context when leaving

the power-down state.

The IFC register is a write-only register used to force and clear

interrupts. On-chip stacks preserve the processor status and are

automatically maintained during interrupt handling. The stacks

are 12 levels deep to allow interrupt, loop, and subroutine nest-

ing. The following instructions allow global enable or disable

servicing of the interrupts (including power-down), regardless

of the state of IMASK:

• The RESET pin also can be used to terminate power-down.

• Power-down acknowledge pin (PWDACK) indicates when

the processor has entered power-down.

Idle

ENA INTS;

DIS INTS;

When the ADSP-218xL is in the Idle Mode, the processor waits

indefinitely in a low-power state until an interrupt occurs.

When an unmasked interrupt occurs, it is serviced; execution

then continues with the instruction following the IDLE instruc-

tion. In Idle Mode IDMA, BDMA, and autobuffer cycle steals

still occur.

Disabling the interrupts does not affect serial port autobuffering

or DMA. When the processor is reset, interrupt servicing

is enabled.

LOW POWER OPERATION

Slow Idle

ADSP-218xL series members have three low-power modes that

significantly reduce the power dissipation when the device oper-

ates under standby conditions. These modes are:

The IDLE instruction is enhanced on ADSP-218xL series mem-

bers to let the processor’s internal clock signal be slowed, further

reducing power consumption. The reduced clock frequency, a

programmable fraction of the normal clock rate, is specified by a

selectable divisor given in the IDLE instruction.

• Power-Down

• Idle

The format of the instruction is:

• Slow Idle

IDLE (n);

The CLKOUT pin may also be disabled to reduce external

power dissipation.

where n = 16, 32, 64, or 128. This instruction keeps the proces-

sor fully functional, but operating at the slower clock rate. While

it is in this state, the processor’s other internal clock signals,

such as SCLK, CLKOUT, and timer clock, are reduced by the

same ratio. The default form of the instruction, when no clock

divisor is given, is the standard IDLE instruction.

Power-Down

ADSP-218xL series members have a low-power feature that lets

the processor enter a very low-power dormant state through

hardware or software control. Following is a brief list of power-

down features. Refer to the ADSP-218x DSP Hardware Refer-

ence, “System Interface” chapter, for detailed information about

the power-down feature.

When the IDLE (n) instruction is used, it effectively slows down

the processor’s internal clock and thus its response time to

incoming interrupts. The one-cycle response time of the stan-

dard idle state is increased by n, the clock divisor. When an

enabled interrupt is received, ADSP-218xL series members

remain in the idle state for up to a maximum of n processor

cycles (n = 16, 32, 64, or 128) before resuming

• Quick recovery from power-down. The processor begins

executing instructions in as few as 400 CLKIN cycles.

• Support for an externally generated TTL or CMOS proces-

sor clock. The external clock can continue running during

power-down without affecting the lowest power rating and

400 CLKIN cycle recovery.

normal operation.

When the IDLE (n) instruction is used in systems that have an

externally generated serial clock (SCLK), the serial clock rate

may be faster than the processor’s reduced internal clock rate.

Under these conditions, interrupts must not be generated at a

Rev. C

|

Page 6 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

faster rate than can be serviced, due to the additional time the

processor takes to come out of the idle state (a maximum of n

processor cycles).

power-down state. For additional information, refer to the

ADSP-218x DSP Hardware Reference, for detailed information

on this power-down feature.

If an external clock is used, it should be a TTL-compatible signal

running at half the instruction rate. The signal is connected to

the processor’s CLKIN input. When an external clock is used,

the XTAL pin must be left unconnected.

SYSTEM INTERFACE

Figure 2 shows typical basic system configurations with the

ADSP-218xL series, two serial devices, a byte-wide EPROM,

and optional external program and data overlay memories

(mode-selectable). Programmable wait state generation allows

the processor to connect easily to slow peripheral devices.

ADSP-218xL series members also provide four external inter-

rupts and two serial ports or six external interrupts and one

serial port. Host Memory Mode allows access to the full external

data bus, but limits addressing to a single address bit (A0).

Through the use of external hardware, additional system

peripherals can be added in this mode to generate and latch

address signals.

ADSP-218xL series members use an input clock with a fre-

quency equal to half the instruction rate; a 40 MHz input clock

yields a 12.5 ns processor cycle (which is equivalent to

80 MHz). Normally, instructions are executed in a single pro-

cessor cycle. All device timing is relative to the internal

instruction clock rate, which is indicated by the CLKOUT signal

when enabled.

Because ADSP-218xL series members include an on-chip oscil-

lator circuit, an external crystal may be used. The crystal should

be connected across the CLKIN and XTAL pins, with two

capacitors connected as shown in Figure 3. Capacitor values are

dependent on crystal type and should be specified by the crystal

manufacturer. A parallel-resonant, fundamental frequency,

microprocessor-grade crystal should be used. To provide an

adequate feedback path around the internal amplifier circuit,

place a resistor in parallel with the circuit, as shown in Figure 3.

Clock Signals

ADSP-218xL series members can be clocked by either a crystal

or a TTL-compatible clock signal.

The CLKIN input cannot be halted, changed during operation,

nor operated below the specified frequency during normal oper-

ation. The only exception is while the processor is in the

A clock output (CLKOUT) signal is generated by the processor

at the processor’s cycle rate. This can be enabled and disabled by

the CLKODIS bit in the SPORT0 Autobuffer Control Register.

FULL MEMORY MODE

ADSP-218xL

HOST MEMORY MODE

ADSP-218xL

1/2

؋

CLOCK

OR

CRYSTAL

CLKIN

XTAL

FL0–2

CLKIN

1/2

؋

CLOCK

OR

CRYSTAL

A13–0

14

XTAL

ADDR13–0

1

A0

D23–16

D15–8

A0–A21

FL0–2

BYTE

MEMORY

IRQ2/PF7

IRQE/PF4

IRQL0/PF5

IRQL1/PF6

16

24

IRQ2/PF7

IRQE/PF4

IRQL0/PF5

IRQL1/PF6

DATA23–8

DATA23–0

DATA

CS

BMS

MODE D/PF3

MODE C/PF2

MODE A/PF0

A10–0

D23–8

WR

RD

WR

RD

MODE D/PF3

MODE C/PF2

MODE A/PF0

MODE B/PF1

ADDR

I/O SPACE

(PERIPHERALS)

2048 LOCATIONS

MODE B/PF1

DATA

IOMS

SPORT1

SCLK1

RFS1 OR IRQ0

TFS1 OR IRQ1

DT1 OR FO

CS

IOMS

SPORT1

SCLK1

RFS1 OR IRQ0

TFS1 OR IRQ1

DT1 OR FO

DR1 OR FI

A13–0

D23–0

SERIAL

DEVICE

OVERLAY

MEMORY

ADDR

DATA

SERIAL

DEVICE

TWO 8K

PM SEGMENTS

DR1 OR FI

PMS

DMS

CMS

PMS

DMS

CMS

SPORT0

SCLK0

RFS0

TFS0

DT0

TWO 8K

DM SEGMENTS

SPORT0

SCLK0

RFS0

TFS0

DT0

SERIAL

DEVICE

BR

BG

BGH

PWD

BR

BG

BGH

PWD

SERIAL

DEVICE

DR0

IDMA PORT

IRD/D6

IWR/D7

IS/D4

IAL/D5

IACK/D3

DR0

PWDACK

SYSTEM

INTERFACE

OR

µCONTROLLER

IAD15-0

16

NOTE: MODE D APPLIES TO THE ADSP-2187L PROCESSOR ONLY

Figure 2. Basic System Interface

Rev. C

|

Page 7 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

sequence is performed. The first instruction is fetched from on-

chip program memory location 0x0000 once boot loading

completes.

1M⍀

MEMORY ARCHITECTURE

XTAL

CLKOUT

CLKIN

The ADSP-218xL series provides a variety of memory and

peripheral interface options. The key functional groups are Pro-

gram Memory, Data Memory, Byte Memory, and I/O. Refer to

Figure 4 through Figure 7 for PM and DM memory allocations

in the ADSP-218xL series.

DSP

Figure 3. External Crystal Connections

Program Memory

Program Memory (Full Memory Mode) is a 24-bit-wide space

for storing both instruction opcodes and data. The member

DSPs of this series have up to 32K words of Program Memory

RAM on chip, and the capability of accessing up to two 8K

external memory overlay spaces, using the external data bus.

RESET

The RESET signal initiates a master reset of the ADSP-218xL.

The RESET signal must be asserted during the power-up

sequence to assure proper initialization. RESET during initial

power-up must be held long enough to allow the internal clock

to stabilize. If RESET is activated any time after power-up, the

clock continues to run and does not require stabilization time.

Program Memory (Host Mode) allows access to all internal

memory. External overlay access is limited by a single external

address line (A0). External program execution is not available in

Host Mode due to a restricted data bus that is only 16 bits wide.

The power-up sequence is defined as the total time required for

the crystal oscillator circuit to stabilize after a valid V_DDis

applied to the processor, and for the internal phase-locked loop

(PLL) to lock onto the specific crystal frequency. A minimum of

2000 CLKIN cycles ensures that the PLL has locked, but does

not include the crystal oscillator start-up time. During this

power-up sequence, the RESET signal should be held low. On

any subsequent resets, the RESET signal must meet the mini-

mum pulse width specification (t_RSP).

Data Memory

Data Memory (Full Memory Mode) is a 16-bit-wide space used

for the storage of data variables and for memory-mapped con-

trol registers. The ADSP-218xL series has up to 32K words of

Data Memory RAM on-chip. Part of this space is used by 32

memory-mapped registers. Support also exists for up to two 8K

external memory overlay spaces through the external data bus.

The RESET input contains some hysteresis; however, if an RC

circuit is used to generate the RESET signal, the use of an exter-

nal Schmitt trigger is recommended.

All internal accesses complete in one cycle. Accesses to external

memory are timed using the wait states specified by the DWAIT

register.

The master reset sets all internal stack pointers to the empty

stack condition, masks all interrupts, and clears the MSTAT

register. When RESET is released, if there is no pending bus

request and the chip is configured for booting, the boot-loading

Data Memory (Host Mode) allows access to all internal mem-

ory. External overlay access is limited by a single external

address line (A0).

PROGRAM MEMORY

MODEB = 1

PROGRAM MEMORY

DATA MEMORY

MODEB = 0

0x3FFF

32 MEMORY-MAPPED

CONTROL REGISTERS

PM OVERLAY 1,2

(EXTERNAL PM)

0x3FE0

0x3FDF

RESERVED

4064 RESERVED

WORDS

PM OVERLAY 0

(RESERVED)

0x3000

0x2FFF

0x2000

0x1FFF

0x2000

0x1FFF

INTERNAL DM

0x2000

0x1FFF

RESERVED

DM OVERLAY 1,2

(EXTERNAL DM)

EXTERNAL PM

0x1000

0x0FFF

DM OVERLAY 0

(RESERVED)

INTERNAL PM

0x0000

Figure 4. ADSP-2184 Memory Architecture

Rev. C

|

Page 8 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

PROGRAM MEMORY

MODEB = 1

PROGRAM MEMORY

MODEB = 0

DATA MEMORY

0x3FFF

32 MEMORY-MAPPED

CONTROL REGISTERS

PM OVERLAY 1,2

(EXTERNAL PM)

0x3FE0

0x3FDF

RESERVED

PM OVERLAY 0

(INTERNAL PM)

INTERNAL DM

0x2000

0x1FFF

0x2000

0x1FFF

0x2000

0x1FFF

DM OVERLAY 1,2

(EXTERNAL DM)

EXTERNAL PM

INTERNAL PM

DM OVERLAY 0

(INTERNAL DM)

0x0000

Figure 5. ADSP-2185 Memory Architecture

PROGRAM MEMORY

MODEB = 1

PROGRAM MEMORY

MODEB = 0

DATA MEMORY

0x3FFF

32 MEMORY-MAPPED

CONTROL REGISTERS

PM OVERLAY 1,2

(EXTERNAL PM)

0x3FE0

0x3FDF

RESERVED

PM OVERLAY 0

(RESERVED)

INTERNAL DM

0x2000

0x1FFF

0x2000

0x1FFF

0x2000

0x1FFF

DM OVERLAY 1,2

(EXTERNAL DM)

EXTERNAL PM

INTERNAL PM

DM OVERLAY 0

(RESERVED)

0x0000

Figure 6. ADSP-2186 Memory Architecture

PROGRAM MEMORY

MODEB = 1

PROGRAM MEMORY

MODEB = 0

DATA MEMORY

0x3FFF

32 MEMORY-MAPPED

CONTROL REGISTERS

PM OVERLAY 1,2

(EXTERNAL PM)

0x3FE0

0x3FDF

RESERVED

PM OVERLAY 0,4,5

(INTERNAL PM)

INTERNAL DM

0x2000

0x1FFF

0x2000

0x1FFF

0x2000

0x1FFF

DM OVERLAY 1,2

(EXTERNAL DM)

EXTERNAL PM

INTERNAL PM

DM OVERLAY 0,4,5

(INTERNAL DM)

0x0000

Figure 7. ADSP-2187 Memory Architecture

Rev. C

|

Page 9 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Table 4. PMOVLAY Bits

Processor

PMOVLAY

Memory

A13

A12–0

ADSP-2184L

No internal overlay

region

Not Applicable

Not applicable

ADSP-2185L

ADSP-2186L

0

Internal overlay

Not applicable

No internal overlay

region

ADSP-2187L

All Processors

0, 4, 5

Internal overlay

External overlay 1

External overlay 2

Not applicable

1

2

0

1

13 LSBs of address between 0x2000 and 0x3FFF

Table 5. DMOVLAY Bits

Processor

DMOVLAY

Memory

A13

A12–0

ADSP-2184L

No internal overlay

region

Not applicable

ADSP-2185L

ADSP-2186L

0

Internal overlay

Not applicable

No internal overlay

region

ADSP-2187L

All Processors

0, 4, 5

Internal overlay

External overlay 1

External overlay 2

Not applicable

1

2

0

1

13 LSBs of address between 0x0000 and 0x1FFF

I/O Space (Full Memory Mode)

ADSP-218xL series members support an additional external

memory space called I/O space. This space is designed to sup-

port simple connections to peripherals (such as data converters

and external registers) or to bus interface ASIC data registers.

I/O space supports 2048 locations of 16-bit wide data. The lower

eleven bits of the external address bus are used; the upper three

bits are undefined.

WAIT STATE CONTROL

15 14 13 12 11 10

9

8

7

6

5

4

3

2

1

0

1

0

1

DM(0x3FFE)

DWAIT

RESERVED

IOWAIT3

IOWAIT2 IOWAIT1

IOWAIT0

Two instructions were added to the core ADSP-2100 family

instruction set to read from and write to I/O memory space. The

I/O space also has four dedicated 3-bit wait state registers,

IOWAIT0–3 as shown in Figure 8, which specify up to seven

wait states to be automatically generated for each of four

regions. The wait states act on address ranges, as shown in

Table 6.

Figure 8. Wait State Control Register

Composite Memory Select

ADSP-218xL series members have a programmable memory

select signal that is useful for generating memory select signals

for memories mapped to more than one space. The CMS signal

is generated to have the same timing as each of the individual

memory select signals (PMS, DMS, BMS, IOMS) but can com-

bine their functionality. Each bit in the CMSSEL register, when

set, causes the CMS signal to be asserted when the selected

memory select is asserted. For example, to use a 32K word

memory to act as both program and data memory, set the PMS

and DMS bits in the CMSSEL register and use the CMS pin to

drive the chip select of the memory, and use either DMS or PMS

as the additional address bit.

Note: In Full Memory Mode, all 2048 locations of I/O space are

directly addressable. In Host Memory Mode, only address pin

A0 is available; therefore, additional logic is required externally

to achieve complete addressability of the 2048 I/O space

locations.

Table 6. Wait States

Address Range

0x000–0x1FF

0x200–0x3FF

0x400–0x5FF

0x600–0x7FF

Wait State Register

IOWAIT0

The CMS pin functions like the other memory select signals

with the same timing and bus request logic. A 1 in the enable bit

causes the assertion of the CMS signal at the same time as the

selected memory select signal. All enable bits default to 1 at

reset, except the BMS bit.

IOWAIT1

IOWAIT2

IOWAIT3

Rev. C

|

Page 10 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

See Figure 9 and Figure 10 for illustration of the programmable

Byte Memory DMA (BDMA, Full Memory Mode)

flag and composite control register and the system

control register.

The byte memory DMA controller (Figure 11) allows loading

and storing of program instructions and data using the byte

memory space. The BDMA circuit is able to access the byte

memory space while the processor is operating normally and

steals only one DSP cycle per 8-, 16-, or 24-bit word transferred.

PROGRAMMABLE FLAG AND COMPOSITE

SELECT CONTROL

15 14 13 12 11 10

9

8

7

6

5

4

3

2

1

0

DM(0x3FE6)

0

1

0

1

0

BDMA CONTROL

BMWAIT

RESERVED

CMSSEL

0 = DISABLE CMS

1 = ENABLE CMS

PFTYPE

0 = INPUT

1 = OUTPUT

14

0

12

0

15

0

13

0

11 10

9

0

8

0

7

0

6

0

5

0

4

0

3

1

2

0

1

0

DM (0x3FE3)

(WHERE BIT: 11-IOM, 10-BM, 9-DM, 8-PM)

BTYPE

BDIR

0 = LOAD FROM BM

1 = STORE TO BM

BMPAGE

BDMA

OVERLAY

BITS

Figure 9. Programmable Flag and Composite Control Register

(SEE TABLE 12)

BCR

0 = RUN DURING BDMA

1 = HALT DURING BDMA

SYSTEM CONTROL

15 14 13 12 11 10

9

8

7

6

5

4

3

2

1

0

DM(0x3FFF)

Figure 11. BDMA Control Register

0

1

0

1

RESERVED

SET TO 0

RESERVED,ALWAYS

SET TO 0

PWAIT

PROGRAM MEMORY

WAIT STATES

The BDMA circuit supports four different data formats that are

selected by the BTYPE register field. The appropriate number of

8-bit accesses are done from the byte memory space to build the

word size selected. Table 7 shows the data formats supported by

the BDMA circuit.

SPORT0 ENABLE

0 = DISABLE

1 = ENABLE

DISABLE BMS

0 = ENABLE BMS

1 = DISABLE BMS

SPORT1 ENABLE

0 = DISABLE

1 = ENABLE

Table 7. Data Formats

SPORT1 CONFIGURE

0 = FI, FO, IRQ0, IRQ1, SCLK

1 = SPORT1

Internal Memory

BTYPE

00

Space

Word Size

Alignment

Full word

MSBs

NOTE: RESERVED BITS ARE SHOWN ON A GRAY FIELD. THESE BITS

SHOULD ALWAYS BE WRITTEN WITH ZEROS.

Program memory

Data memory

24

16

8

Figure 10. System Control Register

01

10

Byte Memory Select

11

8

LSBs

The ADSP-218xL’s BMS disable feature combined with the

CMS pin allows use of multiple memories in the byte memory

space. For example, an EPROM could be attached to the BMS

select, and a flash memory could be connected to CMS. Because

at reset BMS is enabled, the EPROM would be used for booting.

After booting, software could disable BMS and set the CMS sig-

nal to respond to BMS, enabling the flash memory.

Unused bits in the 8-bit data memory formats are filled with 0s.

The BIAD register field is used to specify the starting address for

the on-chip memory involved with the transfer. The 14-bit

BEAD register specifies the starting address for the external byte

memory space. The 8-bit BMPAGE register specifies the start-

ing page for the external byte memory space. The BDIR register

field selects the direction of the transfer. Finally, the 14-bit

BWCOUNT register specifies the number of DSP words to

transfer and initiates the BDMA circuit transfers.

Byte Memory

The byte memory space is a bidirectional, 8-bit-wide,

external memory space used to store programs and data. Byte

memory is accessed using the BDMA feature. The byte memory

space consists of 256 pages, each of which is 16K

؋

8 bits.

BDMA accesses can cross page boundaries during sequential

addressing. A BDMA interrupt is generated on the completion

of the number of transfers specified by the BWCOUNT register.

The byte memory space on the ADSP-218xL series supports

read and write operations as well as four different data formats.

The byte memory uses data bits 15–8 for data. The byte mem-

ory uses data bits 23–16 and address bits 13–0 to create a 22-bit

address. This allows up to a 4 megabit

؋

8 (32 megabit) ROM

or RAM to be used without glue logic. All byte memory accesses

are timed by the BMWAIT register.

The BWCOUNT register is updated after each transfer so it can

be used to check the status of the transfers. When it reaches

zero, the transfers have finished and a BDMA interrupt is gener-

ated. The BMPAGE and BEAD registers must not be accessed

by the DSP during BDMA operations. The source or destination

of a BDMA transfer is always on-chip program or data memory.

When the BWCOUNT register is written with a nonzero value

the BDMA circuit starts executing byte memory accesses with

wait states set by BMWAIT. These accesses continue until the

count reaches zero. When enough accesses have occurred to

Rev. C

|

Page 11 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

create a destination word, it is transferred to or from on-chip

memory. The transfer takes one DSP cycle. DSP accesses to

external memory have priority over BDMA byte

memory accesses.

Table 8. IDMA/BDMA Overlay Bits

IDMA/BDMA

PMOVLAY

IDMA/BDMA

DMOVLAY

Processor

ADSP-2184L

ADSP-2185L

ADSP-2186L

ADSP-2187L

0

The BDMA Context Reset bit (BCR) controls whether the pro-

cessor is held off while the BDMA accesses are occurring.

Setting the BCR bit to 0 allows the processor to continue opera-

tions. Setting the BCR bit to 1 causes the processor to stop

execution while the BDMA accesses are occurring, to clear the

context of the processor, and start execution at address 0 when

the BDMA accesses have completed.

0

0, 4, 5

The IDMA port has a 16-bit multiplexed address and data bus

and supports 24-bit program memory. The IDMA port is com-

pletely asynchronous and can be written while the ADSP-218xL

is operating at full speed.

The BDMA overlay bits specify the OVLAY memory blocks to

be accessed for internal memory. Set these bits as indicated in

Figure 11.

The DSP memory address is latched and then automatically

incremented after each IDMA transaction. An external device

can therefore access a block of sequentially addressed memory

by specifying only the starting address of the block. This

increases throughput as the address does not have to be sent for

each memory access.

Note: BDMA cannot access external overlay memory regions 1

and 2.

The BMWAIT field, which has 3 bits on ADSP-218xL series

members, allows selection of up to 7 wait states for BDMA

transfers.

IDMA port access occurs in two phases. The first is the IDMA

Address Latch cycle. When the acknowledge is asserted, a 14-bit

address and 1-bit destination type can be driven onto the bus by

an external device. The address specifies an on-chip memory

location, the destination type specifies whether it is a DM or PM

access. The falling edge of the IDMA address latch signal (IAL)

or the missing edge of the IDMA select signal (IS) latches this

value into the IDMAA register.

Internal Memory DMA Port (IDMA Port; Host Memory

Mode)

The IDMA Port provides an efficient means of communication

between a host system and ADSP-218xL series members. The

port is used to access the on-chip program memory and data

memory of the DSP with only one DSP cycle per word over-

head. The IDMA port cannot, however, be used to write to the

DSP’s memory-mapped control registers. A typical IDMA

transfer process is shown as follows:

Once the address is stored, data can be read from, or written to,

the ADSP-218xL’s on-chip memory. Asserting the select line

(IS) and the appropriate read or write line (IRD and IWR

respectively) signals the ADSP-218xL that a particular transac-

tion is required. In either case, there is a one-processor-cycle

delay for synchronization. The memory access consumes one

additional processor cycle.

1. Host starts IDMA transfer.

2. Host checks IACK control line to see if the DSP is busy.

3. Host uses IS and IAL control lines to latch either the DMA

starting address (IDMAA) or the PM/DM OVLAY selec-

tion into the DSP’s IDMA control registers. If Bit 15 = 1,

the values of Bits 7–0 represent the IDMA overlay; Bits

14–8 must be set to 0. If Bit 15 = 0, the value of Bits 13–0

represent the starting address of internal memory to be

accessed and Bit 14 reflects PM or DM for access. Set

IDDMOVLAY and IDPMOVLAY bits in the IDMA over-

lay register as indicted in Table 8.

Once an access has occurred, the latched address is automati-

cally incremented, and another access can occur.

Through the IDMAA register, the DSP can also specify the

starting address and data format for DMA operation.

Asserting the IDMA port select (IS) and address latch enable

(IAL) directs the ADSP-218xL to write the address onto the

IAD14–0 bus into the IDMA Control Register (Figure 12). If Bit

15 is set to 0, IDMA latches the address. If Bit 15 is set to 1,

IDMA latches into the OVLAY register. This register, also

shown in Figure 12, is memory-mapped at address DM

(0x3FE0). Note that the latched address (IDMAA) cannot be

read back by the host. The IDMA Overlay register applies to

The ADSP-2187L processor only.

4. Host uses IS and IRD (or IWR) to read (or write) DSP

internal memory (PM or DM).

5. Host checks IACK line to see if the DSP has completed the

previous IDMA operation.

6. Host ends IDMA transfer.

When Bit 14 in 0x3FE7 is set to zero, short reads use the timing

shown in Figure 26 on Page 34. When Bit 14 in 0x3FE7 is set to

1, timing in Figure 27 on Page 35 applies for short reads in Short

Read Only Mode. Set IDDMOVLAY and IDPMOVLAY bits in

the IDMA overlay register as indicated in Table 8. Refer to the

ADSP-218x DSP Hardware Reference for additional details.

Rev. C

|

Page 12 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Note: In Full Memory Mode, all locations of 4M-byte memory

can load as much on-chip memory as desired. Program execu-

tion is held off until the host writes to on-chip program memory

location 0.

space are directly addressable. In Host Memory Mode, only

address pin A0 is available, requiring additional external logic to

provide address information for the byte.

BUS REQUEST AND BUS GRANT

ADSP-218xL series members can relinquish control of the data

and address buses to an external device. When the external

device requires access to memory, it asserts the Bus Request

(BR) signal. If the ADSP-218xL is not performing an external

memory access, it responds to the active BR input in the follow-

ing processor cycle by:

IDMA OVERLAY

1 5 1 4 1 3 1 2 1 1 1 0

9

8

7

6

5

4

3

0

2

0

1

0

DM (0x3FE7)

RESERVED SET TO 0

IDDMOVLAY

IDPMOVLAY

SHORT READ

ONLY

0 = DISABLE

1 = ENABLE

• Three-stating the data and address buses and the PMS,

DMS, BMS, CMS, IOMS, RD, WR output drivers,

IDMA CONTROL (U = U NDEFINED AT RESET)

• Asserting the bus grant (BG) signal, and

• Halting program execution.

1 5 1 4 1 3 1 2 1 1 1 0

9

8

7

6

5

4

3

2

1

0

U

DM (0x3FE0)

IDMA A ADDRESS

If Go Mode is enabled, the ADSP-218xL will not halt program

execution until it encounters an instruction that requires an

external memory access.

IDMAD DESTINATION MEMORY

TYPE

0 = PM

1 = DM

RESERVED SET TO 0

NO TE: RESERVED BITS ARE SHOW N ON A G RAY FIELD. THESE

BITS SHOULD ALWAYS BE W RITTEN W ITH ZEROS.

If an ADSP-218xL series member is performing an external

memory access when the external device asserts the BR signal, it

will not three-state the memory interfaces nor assert the BG sig-

nal until the processor cycle after the access completes. The

instruction does not need to be completed when the bus is

granted. If a single instruction requires two external memory

accesses, the bus will be granted between the two accesses.

Figure 12. IDMA OVLAY/Control Registers

Bootstrap Loading (Booting)

ADSP-218xL series members have two mechanisms to allow

automatic loading of the internal program memory after reset.

The method for booting is controlled by the Mode A, Mode B,

and Mode C configuration bits.

When the BR signal is released, the processor releases the BG

signal, re-enables the output drivers, and continues program

execution from the point at which it stopped.

When the mode pins specify BDMA booting, the ADSP-218xL

initiates a BDMA boot sequence when reset is released.

The bus request feature operates at all times, including when the

processor is booting and when RESET is active.

The BDMA interface is set up during reset to the following

defaults when BDMA booting is specified: the BDIR, BMPAGE,

BIAD, and BEAD registers are set to 0, the BTYPE register is set

to 0 to specify program memory 24-bit words, and the

BWCOUNT register is set to 32. This causes 32 words of on-

chip program memory to be loaded from byte memory. These

32 words are used to set up the BDMA to load in the remaining

program code. The BCR bit is also set to 1, which causes pro-

gram execution to be held off until all 32 words are loaded into

on-chip program memory. Execution then begins at address 0.

The BGH pin is asserted when an ADSP-218xL series member

requires the external bus for a memory or BDMA access, but is

stopped. The other device can release the bus by deasserting bus

request. Once the bus is released, the ADSP-218xL deasserts BG

and BGH and executes the external memory access.

FLAG I/O PINS

ADSP-218xL series members have eight general-purpose pro-

grammable input/output flag pins. They are controlled by two

memory-mapped registers. The PFTYPE register determines

the direction, 1 = output and 0 = input. The PFDATA register is

used to read and write the values on the pins. Data being read

from a pin configured as an input is synchronized to the

ADSP-218xL’s clock. Bits that are programmed as outputs

will read the value being output. The PF pins default to input

during reset.

The ADSP-2100 Family development software (Revision 5.02

and later) fully supports the BDMA booting feature and can

generate byte memory space-compatible boot code.

The IDLE instruction can also be used to allow the processor to

hold off execution while booting continues through the BDMA

interface. For BDMA accesses while in Host Mode, the

addresses to boot memory must be constructed externally to the

ADSP-218xL. The only memory address bit provided by the

processor is A0.

In addition to the programmable flags, ADSP-218xL series

members have five fixed-mode flags, FI, FO, FL0, FL1, and FL2.

FL0 to FL2 are dedicated output flags. FI and FO are available as

an alternate configuration of SPORT1.

IDMA Port Booting

ADSP-218xL series members can also boot programs through

its internal DMA port. If Mode C = 1, Mode B = 0, and Mode A

= 1, the ADSP-218xL boots from the IDMA port. IDMA feature

Note: Pins PF0, PF1, PF2, and PF3 are also used for device con-

figuration during reset.

Rev. C

|

Page 13 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

• Fill and dump memory

INSTRUCTION SET DESCRIPTION

• Source level debugging

The ADSP-218xL series assembly language instruction set has

an algebraic syntax that was designed for ease of coding and

readability. The assembly language, which takes full advantage

of the processor’s unique architecture, offers the follow-

ing benefits:

The VisualDSP++ IDE lets programmers define and manage

DSP software development. The dialog boxes and property

pages let programmers configure and manage all of the

ADSP-218xL development tools, including the syntax highlight-

ing in the VisualDSP++ editor. This capability controls how the

development tools process inputs and generate outputs.

The ADSP-2189M EZ-KIT Lite^®^‡provides developers with a

cost-effective method for initial evaluation of the powerful

ADSP-218xL DSP family architecture. The ADSP-2189M

EZ-KIT Lite includes a standalone ADSP-2189M DSP board

supported by an evaluation suite of VisualDSP++. With this

EZ-KIT Lite, users can learn about DSP hardware and software

development and evaluate potential applications of the

ADSP-218xL series. The ADSP-2189M EZ-KIT Lite provides an

evaluation suite of the VisualDSP++ development environment

with the C compiler, assembler, and linker. The size of the DSP

executable that can be built using the EZ-KIT Lite tools is lim-

ited to 8K words.

• The algebraic syntax eliminates the need to remember

cryptic assembler mnemonics. For example, a typical arith-

metic add instruction, such as AR = AX0 + AY0, resembles

a simple equation.

• Every instruction assembles into a single, 24-bit word that

can execute in a single instruction cycle.

• The syntax is a superset ADSP-2100 Family assembly lan-

guage and is completely source and object code compatible

with other family members. Programs may need to be

relocated to utilize on-chip memory and conform to the

ADSP-218xL’s interrupt vector and reset vector map.

• Sixteen condition codes are available. For conditional

jump, call, return, or arithmetic instructions, the condition

can be checked and the operation executed in the same

instruction cycle.

The EZ-KIT Lite includes the following features:

• 75 MHz ADSP-2189M

• Multifunction instructions allow parallel execution of an

arithmetic instruction, with up to two fetches or one write

to processor memory space, during a single

instruction cycle.

• Full 16-Bit Stereo Audio I/O with AD73322 Codec

• RS-232 Interface

• EZ-ICE^®Connector for Emulator Control

• DSP Demonstration Programs

DEVELOPMENT SYSTEM

Analog Devices’ wide range of software and hardware

development tools supports the ADSP-218xL series. The DSP

tools include an integrated development environment, an evalu-

ation kit, and a serial port emulator.

VisualDSP++^®^†is an integrated development environment,

allowing for fast and easy development, debugging, and deploy-

ment. The VisualDSP++ project management environment lets

programmers develop and debug an application. This environ-

ment includes an easy-to-use assembler that is based on an

algebraic syntax; an archiver (librarian/library builder); a linker;

a PROM-splitter utility; a cycle-accurate, instruction-level simu-

lator; a C compiler; and a C run-time library that includes DSP

and mathematical functions.

• Evaluation Suite of VisualDSP++

The ADSP-218x EZ-ICE^§Emulator provides an easier and more

cost-effective method for engineers to develop and optimize

DSP systems, shortening product development cycles for faster

time-to-market. ADSP-218xL series members integrate on-chip

emulation support with a 14-pin ICE-Port^TMinterface. This

interface provides a simpler target board connection that

requires fewer mechanical clearance considerations than other

ADSP-2100 Family EZ-ICEs. ADSP-218xL series members need

not be removed from the target system when using the EZ-ICE,

nor are any adapters needed. Due to the small footprint of the

EZ-ICE connector, emulation can be supported in final board

designs.The EZ-ICE performs a full range of functions,

including:

Debugging both C and assembly programs with the

VisualDSP++ debugger, programmers can:

• In-target operation

• View mixed C and assembly code (interleaved source and

object information)

• Up to 20 breakpoints

• Single-step or full-speed operation

• Registers and memory values can be examined and altered

• PC upload and download functions

• Insert break points

• Set conditional breakpoints on registers, memory, and

stacks

• Instruction-level emulation of program booting

and execution

• Trace instruction execution

^‡EZ-KIT Lite is a registered trademark of Analog Devices, Inc.

^§EZ-ICE is a registered trademark of Analog Devices, Inc.

^†VisualDSP++ is a registered trademark of Analog Devices, Inc.

Rev. C

|

Page 14 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

• Complete assembly and disassembly of instructions

The EZ-ICE connects to the target system via a ribbon cable and

a 14-pin female plug. The female plug is plugged onto the 14-

pin connector (a pin strip header) on the target board.

• C source-level debugging

Designing an EZ-ICE-Compatible System

Target Board Connector for EZ-ICE Probe

ADSP-218xL series members have on-chip emulation support

and an ICE-Port, a special set of pins that interface to the

EZ-ICE. These features allow in-circuit emulation without

replacing the target system processor by using only a 14-pin

connection from the target system to the EZ-ICE. Target sys-

tems must have a 14-pin connector to accept the EZ-ICE’s in-

circuit probe, a 14-pin plug.

The EZ-ICE connector (a standard pin strip header) is shown in

Figure 14. This connector must be added to the target board

design to use the EZ-ICE. Be sure to allow enough room in the

system to fit the EZ-ICE probe onto the 14-pin connector.

2

4

1

3

5

GND

EBG

EBR

BG

Issuing the chip reset command during emulation causes the

DSP to perform a full chip reset, including a reset of its memory

mode. Therefore, it is vital that the mode pins are set correctly

PRIOR to issuing a chip reset command from the emulator user

interface. If a passive method of maintaining mode information

is being used (as discussed in Setting Memory Mode on Page 4),

it does not matter that the mode information is latched by an

emulator reset. However, if the RESET pin is being used as a

method of setting the value of the mode pins, the effects of an

emulator reset must be taken into consideration.

BR

6

EINT

ELIN

ECLK

EMS

ERESET

8

7

؋

KEY (NO PIN)

9

10

12

14

ELOUT

11

13

EE

RESET

TOP VIEW

One method of ensuring that the values located on the mode

pins are those desired is to construct a circuit like the one shown

in Figure 13. This circuit forces the value located on the Mode A

pin to logic high, regardless of whether it is latched via the

RESET or ERESET pin.

Figure 14. Target Board Connector for EZ-ICE

The 14-pin, 2-row pin strip header is keyed at the Pin 7 loca-

tion—Pin 7 must be removed from the header. The pins must

be 0.025 inch square and at least 0.20 inch in length. Pin spacing

should be 0.1

؋

0.1 inch. The pin strip header must have at least

0.15 inch clearance on all sides to accept the EZ-ICE probe plug.

ERESET

RESET

Pin strip headers are available from vendors such as 3M,

McKenzie, and Samtec.

ADSP-218xL

1k⍀

Target Memory Interface

MODE A/PF0

For the target system to be compatible with the EZ-ICE emula-

tor, it must comply with the following memory interface

guidelines:

PROGRAMMABLE I/O

Figure 13. Mode A Pin/EZ-ICE Circuit

Design the Program Memory (PM), Data Memory (DM), Byte

Memory (BM), I/O Memory (IOM), and Composite Memory

(CM) external interfaces to comply with worst-case device

timing requirements and switching characteristics as specified

in this data sheet. The performance of the EZ-ICE may

approach published worst-case specification for some memory

access timing requirements and switching characteristics.

The ICE-Port interface consists of the following ADSP-218xL

pins: EBR, EINT, EE, EBG, ECLK, ERESET, ELIN, EMS, and

ELOUT.

These ADSP-218xL pins must be connected only to the EZ-ICE

connector in the target system. These pins have no function

except during emulation, and do not require pull-up or pull-

down resistors. The traces for these signals between the

ADSP-218xL and the connector must be kept as short as possi-

ble, no longer than 3 inches.

Note: If the target does not meet the worst-case chip specifica-

tion for memory access parameters, the circuitry may not be

able to be emulated at the desired CLKIN frequency. Depending

on the severity of the specification violation, the system may be

difficult to manufacture, as DSP components statistically vary in

switching characteristic and timing requirements, within pub-

lished limits.

The following pins are also used by the EZ-ICE: BR, BG, RESET,

and GND.

The EZ-ICE uses the EE (emulator enable) signal to take control

of the ADSP-218xL in the target system. This causes the proces-

sor to use its ERESET, EBR, and EBG pins instead of the RESET,

BR, and BG pins. The BG output is three-stated. These signals

do not need to be jumper-isolated in the system.

Restriction: All memory strobe signals on the ADSP-218xL

(RD, WR, PMS, DMS, BMS, CMS, and IOMS) used in the target

system must have 10 kΩ pull-up resistors connected when the

EZ-ICE is being used. The pull-up resistors are necessary

Rev. C

|

Page 15 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

because there are no internal pull-ups to guarantee their state

during prolonged three-state conditions resulting from typical

EZ-ICE debugging sessions. These resistors may be removed

when the EZ-ICE is not being used.

Target System Interface Signals

When the EZ-ICE board is installed, the performance on some

system signals changes. Design the system to be compatible with

the following system interface signal changes introduced by the

EZ-ICE board:

• EZ-ICE emulation introduces an 8 ns propagation

delay between the target circuitry and the DSP on the

RESET signal.

• EZ-ICE emulation introduces an 8 ns propagation

delay between the target circuitry and the DSP on the BR

signal.

• EZ-ICE emulation ignores RESET and BR, when

single-stepping.

• EZ-ICE emulation ignores RESET and BR when in Emula-

tor Space (DSP halted).

• EZ-ICE emulation ignores the state of target BR in certain

modes. As a result, the target system may take control of

the DSP’s external memory bus only if bus grant (BG) is

asserted by the EZ-ICE board’s DSP.

ADDITIONAL INFORMATION

This data sheet provides a general overview of ADSP-218xL

series functionality. For additional information on the architec-

ture and instruction set of the processor, refer to the ADSP-218x

DSP Hardware Reference and the ADSP-218x DSP Instruction

Set Reference.

Rev. C

|

Page 16 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

PIN DESCRIPTIONS

ADSP-218xL series members are available in a 100-lead LQFP

package and a 144-ball BGA package. In order to maintain max-

imum functionality and reduce package size and pin count,

some serial port, programmable flag, interrupt and external bus

pins have dual, multiplexed functionality. The external bus pins

are configured during RESET only, while serial port pins are

software configurable during program execution. Flag and

interrupt functionality is retained concurrently on multiplexed

pins. In cases where pin functionality is reconfigurable, the

default state is shown in plain text in Table 9, while alternate

functionality is shown in italics.

Table 9. Common-Mode Pins

Pin Name

RESET

BR

No. of Pins

I/O

I

Function

1

Processor Reset Input

I

Bus Request Input

BG

O

I

Bus Grant Output

BGH

Bus Grant Hung Output

DMS

Data Memory Select Output

PMS

Program Memory Select Output

Memory Select Output

IOMS

BMS

Byte Memory Select Output

CMS

Combined Memory Select Output

Memory Read Enable Output

Memory Write Enable Output

Edge- or Level-Sensitive Interrupt Request¹

Programmable I/O Pin

RD

WR

IRQ2/

PF7

I/O

I

IRQL1/

PF6

1

Level-Sensitive Interrupt Requests¹

I/O

I

Programmable I/O Pin

IRQL0/

PF5

Level-Sensitive Interrupt Requests¹

Programmable I/O Pin

Edge-Sensitive Interrupt Requests¹

I/O

I

IRQE/

PF4

Mode D²/

I/O

I

Programmable I/O Pin

Mode Select Input—Checked Only During RESET

Programmable I/O Pin During Normal Operation

Mode Select Input—Checked Only During RESET

Programmable I/O Pin During Normal Operation

Mode Select Input—Checked Only During RESET

Programmable I/O Pin During Normal Operation

Mode Select Input—Checked Only During RESET

Programmable I/O Pin During Normal Operation

Clock Input

PF3

I/O

I

Mode C/

PF2

I/O

I

Mode B/

PF1

I/O

I

Mode A/

PF0

I/O

I

CLKIN

XTAL

1

5

O

I/O

Quartz Crystal Output

CLKOUT

SPORT0

SPORT1/

IRQ1–0, FI, FO

PWD

Processor Clock Output

Serial Port I/O Pins

Edge- or Level-Sensitive Interrupts, FI, FO³

1

I

Power-Down Control Input

PWDACK

FL0, FL1, FL2

V_DDINT

V_DDEXT

GND

1

O

I

Power-Down Acknowledge Control Output

Output Flags

3

2

Internal V_DD(1.8 V) Power (LQFP)

External V_DD(1.8 V, 2.5 V, or 3.3 V) Power (LQFP)

Ground (LQFP)

4

I

10

I

Rev. C

|

Page 17 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Table 9. Common-Mode Pins (Continued)

Pin Name

V_DDINT

No. of Pins

I/O

Function

4

I

Internal V_DD(3.3 V) Power (BGA)

External V_DD(3.3 V) Power (BGA)

Ground (BGA)

V_DDEXT

7

I

GND

20

I

EZ-Port

9

I/O

For Emulation Use

¹Interrupt/Flag pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, the DSP will vector to the appropriate interrupt vector address

when the pin is asserted, either by external devices or set as a programmable flag.

²This mode applies to the ADSP-2187L only.

³SPORT configuration determined by the DSP System Control Register. Software configurable.

The operating mode is determined by the state of the Mode C

pin during RESET and cannot be changed while the processor is

running. Table 10 and Table 11 list the active signals at specific

pins of the DSP during either of the two operating modes (Full

Memory or Host). A signal in one table shares a pin with a sig-

nal from the other table, with the active signal determined by

the mode that is set. For the shared pins and their alternate sig-

nals (e.g., A4/IAD3), refer to the package pinouts in Table 29 on

Page 44 and Table 30 on Page 45.

MEMORY INTERFACE PINS

ADSP-218xL series members can be used in one of two modes:

Full Memory Mode, which allows BDMA operation with full

external overlay memory and I/O capability, or Host Mode,

which allows IDMA operation with limited external addressing

capabilities.

Table 10. Full Memory Mode Pins (Mode C = 0)

Pin Name

A13–0

No. of Pins

I/O

O

Function

14

24

Address Output Pins for Program, Data, Byte, and I/O Spaces

D23–0

I/O

Data I/O Pins for Program, Data, Byte, and I/O Spaces (8 MSBs are also used as Byte Memory

Addresses.)

Table 11. Host Mode Pins (Mode C = 1)

Pin Name

IAD15–0

A0

No. of Pins

I/O

Function

16

1

I/O

IDMA Port Address/Data Bus

O

Address Pin for External I/O, Program, Data, or Byte Access¹

Data I/O Pins for Program, Data, Byte, and I/O Spaces

IDMA Write Enable

D23–8

IWR

16

1

I/O

I

IRD

1

I

IDMA Read Enable

IAL

1

I

IDMA Address Latch Pin

IS

1

I

IDMA Select

IACK

1

O

IDMA Port Acknowledge Configurable in Mode D²; Open Drain

¹In Host Mode, external peripheral addresses can be decoded using the A0, CMS, PMS, DMS, and IOMS signals.

²Mode D function available on ADSP-2187L only.

Rev. C

|

Page 18 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

TERMINATING UNUSED PINS

Table 12 shows the recommendations for terminating

unused pins.

Table 12. Unused Pin Terminations

I/O

Reset

State

Pin Name¹

XTAL

CLKOUT

A13–1 or

IAD12–0

A0

3-State (Z)²

High-Z³Caused By

Unused Configuration

Float

Float⁴

O

O (Z)

I/O (Z)

O (Z)

I/O (Z)

I

High-Z

I

BR, EBR

IS

Float

BR, EBR

Float

D23–8

D7 or

IWR

Float

High (Inactive)

Float

D6 or

IRD

I/O (Z)

I

High-Z

I

BR, EBR

High (Inactive)

Float

D5 or

IAL

I/O (Z)

I

High-Z

I

Low (Inactive)

Float

D4 or

IS

I/O (Z)

I

High-Z

I

BR, EBR

High (Inactive)

Float

D3 or

IACK

I/O (Z)

High-Z

Float

D2–0 or

IAD15–13

PMS

I/O (Z)

O (Z)

I

High-Z

BR, EBR

IS

Float

High-Z

Float

O

I

BR, EBR

Float

DMS

Float

BMS

Float

IOMS

CMS

Float

RD

Float

WR

Float

BR

High (Inactive)

Float

BG

O (Z)

O

I

EE

BGH

Float

IRQ2/PF7

I/O (Z)

Input = High (Inactive) or Program as Output, Set to

1, Let Float⁵

IRQL1/PF6

IRQL0/PF5

IRQE/PF4

I/O (Z)

I

Input = High (Inactive) or Program as Output, Set to

1, Let Float⁵

Input = High (Inactive) or Program as Output, Set to

1, Let Float⁵

Input = High (Inactive) or Program as Output, Set to

1, Let Float⁵

PWD

SCLK0

RFS0

DR0

I

High

I/O

I

Input = High or Low, Output = Float

I

High or Low

Float

I

TFS0

DT0

I/O

O

I

O

Rev. C

|

Page 19 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Table 12. Unused Pin Terminations (Continued)

I/O

Reset

State

Pin Name¹

SCLK1

RFS1/IRQ0

DR1/FI

TFS1/IRQ1

DT1/FO

EE

3-State (Z)²

High-Z³Caused By

Unused Configuration

I/O

I

Input = High or Low, Output = Float

I/O

I

High or Low

Float

I

I/O

I

O

I

O

I

Float

EBR

I

Float

EBG

O

I

O

I

Float

ERESET

EMS

Float

O

I

O

I

Float

EINT

Float

ECLK

I

Float

ELIN

I

Float

ELOUT

O

Float

¹CLKIN, RESET, and PF3–0/Mode D–A are not included in this table because these pins must be used.

²All bidirectional pins have three-stated outputs. When the pin is configured as an output, the output is High-Z (high impedance) when inactive.

³High-Z = high impedance.

⁴If the CLKOUT pin is not used, turn it OFF, using CLKODIS in SPORT0 autobuffer control register.

⁵If the Interrupt/Programmable Flag pins are not used, there are two options: Option 1: When these pins are configured as INPUTS at reset and function as interrupts and

input flag pins, pull the pins High (inactive). Option 2: Program the unused pins as OUTPUTS, set them to 1 prior to enabling interrupts, and let pins float.

Rev. C

|

Page 20 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

SPECIFICATIONS

OPERATING CONDITIONS

K Grade (Commercial)

B Grade (Industrial)

Parameter¹

Unit

Min

3.0

0

Max

3.6

Min

3.0

Max

3.6

V_DD

V

T_AMB

+70

–40

+85

°C

¹Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS

K and B Grades

Parameter¹Description

Test Conditions

Min

Typ Max

Unit

V_IH

Hi-Level Input Voltage^{2, 3}

@ V_DD= Max

2.0

2.2

V

V_IL

Lo-Level Input Voltage^{2, 3}

Hi-Level Output Voltage^{2, 4, 5}

@ V_DD= Min

0.8

V

V_OH

@ V_DD= Min, I_OH= –0.5 mA

1.35

V_DD– 0.3

V

@ V_DD= Min, I_OH= –100 μA⁶

V_OL

I_IH

Lo-Level Output Voltage^{2, 4, 5}

Hi-Level Input Current³

Lo-Level Input Current³

Three-State Leakage Current⁷

Input Pin Capacitance^{3, 6}

Output Pin Capacitance^{6, 7, 9}

@ V_DD= Min, I_OL= 2.0 mA

0.4

10

8

V

@ V_DD= Max, V_IN= V_DDMax

μA

pF

I_IL

@ V_DD= Max, V_IN= 0 V

I_OZH

I_OZL

C_I

@ V_DD= Max, V_IN= V_DDMax⁸

@ V_DD= Max, V_IN= 0 V⁸

@ V_IN= 3.5 V, f_IN= 1.0 MHz, T_AMB= 25°C

@ V_IN= 2.5 V, f_IN= 1.0 MHz, T_AMB= 25°C

C_O

8

¹Specifications subject to change without notice.

²Bidirectional pins: D23–0, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A13–1, PF7–0.

³Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD.

⁴Output pins: BG, PMS, DMS, BMS, IOMS, CMS, RD, WR, PWDACK, A0, DT0, DT1, CLKOUT, FL2–FL0, BGH.

⁵Although specified for TTL outputs, all ADSP-218xL outputs are CMOS-compatible and will drive to V_DDand GND, assuming no dc loads.

⁶Guaranteed but not tested.

⁷Three-statable pins: A13–A1, D23–D0, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1, PF7–PF0.

⁸0 V on BR.

⁹Output pin capacitance is the capacitive load for any three-stated output pin.

Rev. C

|

Page 21 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

ABSOLUTE MAXIMUM RATINGS

ESD SENSITIVITY

Stresses greater than those listed below may cause permanent

damage to the device. These are stress ratings only. Functional

operation of the device at these or any other conditions greater

than those indicated in the operational sections of this specifica-

tion is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect device reliability.

ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge

without detection. Although this product features

patented or proprietary protection circuitry, damage

may occur on devices subjected to high energy ESD.

Therefore, proper ESD precautions should be taken to

avoid performance degradation or loss of functionality.

Parameter

Rating

Supply Voltage (V_DD)

Input Voltage¹

Output Voltage Swing²

Operating Temperature Range

Storage Temperature Range

–0.3 V to +4.6 V

–0.5 V to V_DD+ 0.5 V

–0.5 V to V_DD+0.5 V

–40°C to +85°C

–65°C to +150°C

TIMING SPECIFICATIONS

General Notes

Use the exact timing information given. Do not attempt to

derive parameters from the addition or subtraction of others.

While addition or subtraction would yield meaningful results

for an individual device, the values given in this data sheet

reflect statistical variations and worst cases. Consequently,

parameters cannot be added up meaningfully to derive

longer times.

¹Applies to bidirectional pins (D23–0, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1,

A13–1, PF7–0) and input only pins (CLKIN, RESET, BR, DR0, DR1, PWD).

²Applies to output pins (BG, PMS, DMS, BMS, IOMS, CMS, RD, WR, PWDACK,

A0, DT0, DT1, CLKOUT, FL2–0, BGH).

PACKAGE INFORMATION

The information presented in Figure 15 provides details about

the package branding for the ADSP-218xL processors. For a

complete listing of product availability, see Ordering Guide on

Page 47.

Timing Notes

Switching characteristics specify how the processor changes its

signals. Designers have no control over this timing—circuitry

external to the processor must be designed for compatibility

with these signal characteristics. Switching characteristics tell

what the processor will do in a given circumstance. Switching

characteristics can also be used to ensure that any timing

requirement of a device connected to the processor (such as

memory) is satisfied.

a

ADSP-218xL

tppZ-cc

Timing requirements apply to signals that are controlled by cir-

cuitry external to the processor, such as the data input for a read

operation. Timing requirements guarantee that the processor

operates correctly with other devices.

vvvvvv.x n.n

yyww country_of_origin

Figure 15. Typical Package Brand

Frequency Dependency For Timing Specifications

Table 13. Package Brand Information

t_CKis defined as 0.5 t_CKI. The ADSP-218xL uses an input clock

with a frequency equal to half the instruction rate. For example,

a 26 MHz input clock (which is equivalent to 38 ns) yields a

19 ns processor cycle (equivalent to 52 MHz). t_CKvalues within

the range of 0.5 t_CKIperiod should be substituted for all relevant

timing parameters to obtain the specification value.

Brand Key

Field Description

Temperature Range

Package Type

t

pp

Z

RoHs Compliant Option (optional)

See Ordering Guide

Assembly Lot Code

Silicon Revision

cc

Example: t_CKH= 0.5 t_CK– 7 ns = 0.5 (19) – 7 ns = 2.5 ns

vvvvvv.x

n.n

yyww

Date Code

Rev. C

|

Page 22 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Clock Signals and Reset

Table 14. Clock Signals and Reset

ADSP-2184L, ADSP-2186L

ADSP-2185L, ADSP-2187L

Parameter

Min

Max

Min

Max

Unit

Timing Requirements:

t_CKI

CLKIN Period

50

20

150

38

15

100

ns

t_CKIL

t_CKIH

CLKIN Width Low

CLKIN Width High

Switching Characteristics:

t_CKL

CLKOUT Width Low

0.5t_CK– 7

0

0.5t_CK– 7

0

ns

t_CKH

t_CKOH

CLKOUT Width High

CLKIN High to CLKOUT High

20

Control Signals Timing Requirements:

t_RSP

t_MS

t_MH

RESET Width Low¹

5t_CK

2

5t_CK

2

ns

Mode Setup Before RESET High

Mode Hold After RESET High

5

¹Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles, assuming stable CLKIN (not including crystal oscillator

start-up time).

t_CKI

t_CKIH

CLKIN

t_CKIL

t_CKOH

t_CKH

CLKOUT

t_CKL

MODE A

D

t_MH

t_MS

RESET

t_RSP

Figure 16. Clock Signals and Reset

Rev. C

|

Page 23 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Interrupts and Flags

Table 15. Interrupts and Flags

Parameter

Min

Max

Unit

Timing Requirements:

t_IFS

t_IFH

IRQx, FI, or PFx Setup Before CLKOUT Low^{1, 2, 3, 4}

IRQx, FI, or PFx Hold After CLKOUT High^{1, 2, 3, 4}

0.25t_CK+ 15

0.25t_CK

ns

Switching Characteristics:

t_FOH

Flag Output Hold After CLKOUT Low⁵

t_FOD

Flag Output Delay From CLKOUT Low⁵

0.5t_CK– 5

ns

0.5t_CK+ 4

¹If IRQx and FI inputs meet t_IFSand t_IFHsetup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the

following cycle. (Refer to “Interrupt Controller Operation” in the Program Control chapter of the ADSP-218x DSP Hardware Reference for further information on

interrupt servicing.)

²Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.

³IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQLE.

⁴PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.

⁵Flag Outputs = PFx, FL0, FL1, FL2, FO.

t_FOD

CLKOUT

t_FOH

FLAG

OUTPUTS

t_IFH

IRQx

FI

PFx

t_IFS

Figure 17. Interrupts and Flags

Rev. C

|

Page 24 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Bus Request–Bus Grant

Table 16. Bus Request—Bus Grant

Parameter

Min

Max

Unit

Timing Requirements:

t_BH

t_BS

BR Hold After CLKOUT High¹

BR Setup Before CLKOUT Low¹

0.25t_CK+ 2

ns

0.25t_CK+ 17

Switching Characteristics:

t_SD

CLKOUT High to xMS, RD, WR Disable²

0.25t_CK+ 10

ns

t_SDB

t_SE

xMS, RD, WR Disable to BG Low

BG High to xMS, RD, WR Enable

xMS, RD, WR Enable to CLKOUT High³

xMS, RD, WR Disable to BGH Low⁴

BGH High to xMS, RD, WR Enable⁴

0

t_SEC

t_SDBH

t_SEH

0.25t_CK– 7

0

¹BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the

following cycle. Refer to the ADSP-2100 Family User’s Manual for BR/BG cycle relationships.

²xMS = PMS, DMS, CMS, IOMS, BMS.

³For the ADSP-2187L, this specification is 0.25t_CK– 4 ns min.

⁴BGH is asserted when the bus is granted and the processor or BDMA requires control of the bus to continue.

t_BH

CLKOUT

BR

t_BS

CLKOUT

PMS, DMS

BMS, RD

CMS, WR,

t_SD

t_SEC

IOMS

BG

t_SDB

t_SE

BGH

t_SDBH

t_SEH

Figure 18. Bus Request—Bus Grant

Rev. C

|

Page 25 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Memory Read

Table 17. Memory Read

Parameter

Min

Max

Unit

Timing Requirements:

t_RDD

t_AA

RD Low to Data Valid¹

A13–0, xMS to Data Valid²

Data Hold from RD High³

0.5t_CK– 9 + w

ns

0.75t_CK– 12.5 + w

t_RDH

1

Switching Characteristics:

t_RP

RD Pulse Width

0.5t_CK– 5 + w

0.25t_CK– 5

0.25t_CK– 6

0.25t_CK– 3

0.5t_CK– 5

ns

t_CRD

CLKOUT High to RD Low

A13–0, xMS Setup Before RD Low

A13–0, xMS Hold After RD Deasserted

RD High to RD or WR Low

.

0.25t_CK+ 7

t_ASR

t_RDA

t_RWR

¹w = wait states × t_CK

²xMS = PMS, DMS, CMS, IOMS, BMS.

³For the ADSP-2187L, this specification is 0 ns min.

CLKOUT

1

ADDRESS LINES

DMS, PMS,

BMS, IOMS,

CMS

t_RDA

t_RWR

t_RDH

RD

t_ASR

t_CRD

t_RP

2

DATA LINES

t_RDD

t_AA

WR

1

2

DATA LINES FOR ACCESSES ARE:

ADDRESS LINES FOR ACCESSES ARE:

BDMA: A13–0 (14 LSBs), D23–16 (8 MSBs)

I/O SPACE: A10–0

EXTERNAL PM AND DM: A13–0

BDMA: D15–8

I/O SPACE: D23–8

EXTERNAL DM: D23–8

EXTERNAL PM: D23–0

Figure 19. Memory Read

Rev. C

|

Page 26 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Memory Write

Table 18. Memory Write

Parameter

Min

Max

Unit

Switching Characteristics:

t_DW

Data Setup Before WR High¹

0.5t_CK– 7 + w

0.25t_CK– 2

0.5t_CK– 5 + w

0

ns

t_DH

Data Hold After WR High

WR Pulse Width

t_WP

t_WDE

WR Low to Data Enabled

A13–0, xMS Setup Before WR Low²

Data Disable Before WR or RD Low

CLKOUT High to WR Low

A13–0, xMS Setup Before WR Deasserted

A13–0, xMS Hold After WR Deasserted

WR High to RD or WR Low

.

t_ASW

0.25t_CK– 6

0.25t_CK– 7

0.25t_CK– 5

0.75t_CK– 9 + w

0.25t_CK– 3

0.5t_CK– 5

t_DDR

t_CWR

0.25t_CK+ 7

t_AW

t_WRA

t_WWR

¹w = wait states × t_CK

²xMS = PMS, DMS, CMS, IOMS, BMS.

CLKOUT

1

ADDRESS LINES

DMS, PMS,

BMS, CMS,

IOMS

t_WRA

WR

t_WWR

t_ASW

t_WP

t_AW

t_DH

t_DDR

t_CWR

2

DATA LINES

t_DW

t_WDE

RD

1

2

DATA LINES FOR ACCESSES ARE:

BDMA: D15–8

I/O SPACE: D23–8

EXTERNAL DM: D23–8

EXTERNAL PM: D23–0

ADDRESS LINES FOR ACCESSES ARE:

BDMA: A13–0 (14 LSBs), D23–16 (8 MSBs)

I/O SPACE: A10–0

EXTERNAL PM AND DM: A13–0

Figure 20. Memory Write

Rev. C

|

Page 27 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Serial Ports

Table 19. Serial Ports

Parameter

Min

Max

Unit

Timing Requirements:

t_SCK

t_SCS

t_SCH

t_SCP

SCLK Period¹

50

4

ns

DR/TFS/RFS Setup Before SCLK Low

DR/TFS/RFS Hold After SCLK Low²

SCLKIN Width³

8

20

Switching Characteristics:

t_CC

CLKOUT High to SCLKOUT

0.25t_CK

0

0.25t_CK+ 10

ns

t_SCDE

t_SCDV

t_RH

SCLK High to DT Enable

SCLK High to DT Valid

15

TFS/RFS_OUTHold After SCLK High

TFS/RFS_OUTDelay from SCLK High

DT Hold after SCLK High

0

t_RD

t_SCDH

t_TDE

t_TDV

t_SCDD

t_RDV

0

TFS (Alt) to DT Enable

TFS (Alt) to DT Valid

14

15

SCLK High to DT Disable

RFS (Multichannel, Frame Delay Zero) to DT Valid

¹For the ADSP-2187L, this specification is 38 ns min.

²For the ADSP-2187L, this specification is 7 ns min.

³For the ADSP-2185L, and the ADSP-2187L, this specification is 15 ns min.

Rev. C

|

Page 28 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

CLKOUT

SCLK

t_CC

t_{S CK}

t_{S CP}

t_SCS

t_SCH

t_SCP

DR

TFS_IN

RFS_IN

t_RD

t_RH

RFS_{O UT}

TFS_{O UT}

t_{S CDD}

t_SCDV

t_SCDH

t_{S CDE}

DT

t_TDE

t_TDV

TFS_{O UT}

ALTERNATE

FRAM E

M ODE

t_RDV

RFS_OUT

MULTICHANNE L

M ODE ,

FRAME DE LAY 0

t_TDE

( MFD

= 0)

t_TDV

TFS_IN

ALTE RNATE

FRAME

MO DE

t_RDV

RFS_IN

MULTICHANNE L

M ODE ,

FRAME DE LAY 0

( MFD

= 0)

Figure 21. Serial Ports

Rev. C

|

Page 29 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Address Latch

Table 20. IDMA Address Latch

Parameter

Min

Max

Unit

Timing Requirements:

t_IALP

t_IASU

t_IAH

Duration of Address Latch^{1, 2}

10

5

ns

IAD15–0 Address Setup Before Address Latch End²

IAD15–0 Address Hold After Address Latch End^{2, 3}

IACK Low Before Start of Address Latch^{2, 4}

Start of Write or Read After Address Latch End^{2, 4}

Address Latch Start After Address Latch End^{1, 2}

3

t_IKA

0

t_IALS

t_IALD

3

2

¹Start of Address Latch = IS Low and IAL High.

²End of Address Latch = IS High or IAL Low.

³For the ADSP-2187L, this specification is 2 ns min.

⁴Start of Write or Read = IS Low and IWR Low or IRD Low.

IACK

t_IKA

IAL

t_IALD

t_IALP

IS

IAD15–0

t_IASU

t_IAH

t_IALS

IRD OR IWR

Figure 22. IDMA Address Latch

Rev. C

|

Page 30 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Write, Short Write Cycle

Table 21. IDMA Write, Short Write Cycle

Parameter

Min

Max

Unit

Timing Requirements:

t_IKW

t_IWP

t_IDSU

t_IDH

IACK Low Before Start of Write¹

Duration of Write^{1, 2}

IAD15–0 Data Setup Before End of Write^{2, 3, 4}

IAD15–0 Data Hold After End of Write^{2, 3, 4}

0

ns

15

5

2

Switching Characteristic:

t_IKHW

Start of Write to IACK High⁵

17

ns

¹Start of Write = IS Low and IWR Low.

²End of Write = IS High or IWR High.

³If Write Pulse ends before IACK Low, use specifications t_IDSU, t_IDH

.

⁴If Write Pulse ends after IACK Low, use specifications t_IKSU, t_IKH

.

⁵For the ADSP-2185L, and the ADSP-2187L, this specification is 4 ns min., and 15 ns max.

t_IKW

IACK

t_IKHW

IS

t_IWP

IWR

t_IDH

t_IDSU

DATA

IAD15–0

Figure 23. IDMA Write, Short Write Cycle

Rev. C

|

Page 31 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Write, Long Write Cycle

Table 22. IDMA Write, Long Write Cycle

Parameter

Min

Max

Unit

Timing Requirements:

t_IKW

t_IKSU

t_IKH

IACK Low Before Start of Write¹

IAD15–0 Data Setup Before End of Write^{2, 3, 4}

IAD15–0 Data Hold After End of Write^{2, 3, 4}

0

ns

0.5t_CK+ 10

2

Switching Characteristics:

t_IKLW

Start of Write to IACK Low⁴

t_IKHW

Start of Write to IACK High⁵

1.5t_CK

ns

17

¹Start of Write = IS Low and IWR Low.

²If Write Pulse ends before IACK Low, use specifications t_IDSU, t_IDH

.

³If Write Pulse ends after IACK Low, use specifications t_IKSU, t_IKH

.

⁴This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User’s Manual.

⁵For the ADSP-2185L, and the ADSP-2187L, this specification is 4 ns min., and 15 ns max.

t_IKW

IACK

t_IKHW

t_IKLW

IS

IWR

t_IKSU

t_IKH

DATA

IAD15–0

Figure 24. IDMA Write, Long Write Cycle

Rev. C

|

Page 32 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Read, Long Read Cycle

Table 23. IDMA Read, Long Read Cycle

Parameter

Min

Max

Unit

Timing Requirements:

t_IKR

t_IRK

IACK Low Before Start of Read¹

End of Read After IACK Low²

0

2

ns

Switching Characteristics:

t_IKHR

t_IKDS

t_IKDH

t_IKDD

t_IRDE

t_IRDV

t_IRDH1

t_IRDH2

IACK High After Start of Read^{1, 3}

17

ns

IAD15–0 Data Setup Before IACK Low

IAD15 –0 Data Hold After End of Read²

IAD15–0 Data Disabled After End of Read²

0.5t_CK– 10

0

10

15

IAD15–0 Previous Data Enabled After Start of Read

IAD15–0 Previous Data Valid After Start of Read⁴

IAD15–0 Previous Data Hold After Start of Read (DM/PM1)⁵

IAD15–0 Previous Data Hold After Start of Read (PM2)⁶

0

2t_CK– 5

t_CK– 5

¹Start of Read = IS Low and IRD Low.

²End of Read = IS High or IRD High.

³For the ADSP-2185L, and the ADSP-2187L, this specification is 4 ns min., and 15 ns max.

⁴For the ADSP-2187L, this specification is 10 ns max.

⁵DM read or first half of PM read.

⁶Second half of PM read.

IACK

t_IKHR

t_IKR

IS

t_IRK

IRD

t_IKDH

t_IKDS

t_IRDE

READ

DATA

t_IRDV

t_IKDD

t_{IRDH1 OR}t_IRDH2

Figure 25. IDMA Read, Long Read Cycle

Rev. C

|

Page 33 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Read, Short Read Cycle

Table 24. IDMA Read, Short Read Cycle

Parameter^{1, 2}

Min

Max

Unit

Timing Requirements:

t_IKR

IACK Low Before Start of Read³

Duration of Read (DM/PM1)^{4, 5}

Duration of Read (PM2)^{6, 7}

0

ns

t_IRP1

t_IRP2

Switching Characteristics:

15

t_IKHR

t_IKDH

t_IKDD

t_IRDE

t_IRDV

IACK High After Start of Read³

IAD15–0 Data Hold After End of Read⁸

IAD15–0 Data Disabled After End of Read⁸

IAD15–0 Previous Data Enabled After Start of Read

IAD15–0 Previous Data Valid After Start of Read

15

10

15

ns

0

¹Short Read Only must be disabled in the IDMA overlay memory mapped register. This mode is disabled by clearing (=0) Bit 14 of the IDMA overlay register, and is disabled

by default upon reset.

²Consider using the Short Read Only mode, instead, because Short Read mode is not applicable at high clock frequencies.

³Start of Read = IS Low and IRD Low.

⁴DM Read or first half of PM Read.

⁵For the ADSP-2186L, this specification also has a max value of 2t_CK– 5.

⁶Second half of PM Read.

⁷For the ADSP-2186L, this specification also has a max value of t_CK– 5 max.

⁸End of Read = IS High or IRD High.

IACK

t_IKR

t_IKHR

IS

t_IRPx

IRD

t_IKDH

t_IRDE

DATA

t_IKDD

t_IRDV

Figure 26. IDMA Read, Short Read Cycle

Rev. C

|

Page 34 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

IDMA Read, Short Read Cycle in Short Read Only Mode

Table 25. IDMA Read, Short Read Cycle in Short Read Only Mode¹

Parameter²

Min

Max

Unit

Timing Requirements:

t_IKR

t_IRP

IACK Low Before Start of Read³

Duration of Read⁴

0

ns

10

Switching Characteristics:

t_IKHR

t_IKDH

t_IKDD

t_IRDE

t_IRDV

IACK High After Start of Read³

10

ns

IAD15–0 Previous Data Hold After End of Read⁴

IAD15–0 Previous Data Disabled After End of Read⁴

IAD15–0 Previous Data Enabled After Start of Read

IAD15–0 Previous Data Valid After Start of Read

0

¹Applies to the ADSP-2187L only.

²Short Read Only is enabled by setting Bit 14 of the IDMA overlay Register to 1 (0x3FE7). Short Read Only can be enabled by the processor core writing to the register or by

an external host writing to the register. Disabled by default.

³Start of Read = IS Low and IRD Low. Previous data remains until end of read.

⁴End of Read = IS High or IRD High.

IACK

t_IKR

t_IKHR

IS

t_IRP

IRD

t_IKDH

t_IRDE

IAD15–0

t_IKDD

t_{IR DV}

LEGEND :

IMPLIES THAT IS AND IRD CAN BE

HELD INDEFINITELY BY HOST

Figure 27. IDMA Read, Short Read Cycle in Short Read Only Mode

Rev. C

|

Page 35 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

POWER SUPPLY CURRENT

Table 26. Power Supply Current¹

Parameter

Test Conditions

Min

Typ

Max

Unit

ADSP-2184L

I

_DDSupply Current (Idle)²

_DDSupply Current (Dynamic)³

@ V_DD= 3.3 V⁴

@ V_DD= 3.3, T_AMB= 25°C, t_CK= 25 ns⁴

8.6

42

mA

ADSP-2185L

_DDSupply Current (Idle)²

I

@ V_DD= 3.3 V⁴

t_CK= 19 ns

t_CK= 25 ns

t_CK= 30 ns

8.6

7.0

6.0

mA

I_DDSupply Current (Dynamic)³

@ V_DD= 3.3 V, T_AMB= 25°C⁴

t_CK= 19 ns

49

38

31.5

mA

t

_CK= 25 ns

t_CK= 30 ns

ADSP-2186L

I

_DDSupply Current (Idle)²

_DDSupply Current (Dynamic)³

@ V_DD= 3.3 V⁴

@ V_DD= 3.3 V, T_AMB= 25°C, t_CK= 25 ns⁴

8.6

42

mA

ADSP-2187L

_DDSupply Current (Idle)²

I

@ V_DD= 3.3 V⁴

t_CK= 19 ns

t_CK= 25 ns

t_CK= 30 ns

10

8

7

mA

I_DDSupply Current (Dynamic)³

@ V_DD= 3.3 V, T_AMB= 25°C⁴

t_CK= 19 ns

51

41

34

mA

t_CK= 25 ns

t_CK= 30 ns

¹Specifications subject to change without notice.

²Idle refers to ADSP-218xL state of operation during execution of IDLE instruction. Deasserted pins are driven to either V_DDor GND.

³I_DDmeasurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (Types 1, 4, 5, 12, 13, 14), 30% are Type 2 and

Type 6, and 20% are idle instructions.

⁴V_IN= 0 V and 3 V.

Rev. C

|

Page 36 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

Assumptions:

POWER DISSIPATION

• External data memory is accessed every cycle with 50% of

the address pins switching.

To determine total power dissipation in a specific application,

the following equation should be applied for each output:

C

؋

V_DD²

؋

f

• External data memory writes occur every other cycle with

50% of the data pins switching.

where:

• Each address and data pin has a 10 pF total load at the pin.

• Application operates at V_DD= 3.3 V and t_CK= 30 ns.

Total Power Dissipation = P_INT+ (C

؋

V_DD²

؋

f)

C is load capacitance.

f is the output switching frequency.

Example: In an application where external data memory is used

and no other outputs are active, power dissipation is calculated

as follows:

where:

P

_INTis the internal power dissipation from Figure 28 through

Figure 31 on Page 39.

(C

؋

V_DD²

؋

f) is calculated for each output, as in the example in

Table 27.

Table 27. Example Power Dissipation Calculation¹

Parameters

Address, DMS

Data Output, WR

RD

No. of Pins

× C (pF)

10

× V_DD²(V)

3.3²

× f (MHz)

33.3

PD (mW)

29.0

8

9

1

10

16.67

33.3

16.3

10

1.8

CLKOUT

10

3.6

= 50.7

¹Total power dissipation for this example is P_INT+ 50.7 mW.

Rev. C

|

Page 37 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

3

POWER, INTERNAL^{1, 2, 3}

POWER, INTERNAL^{1, 2,}

170

160

150

140

130

120

110

100

90

230

210

190

170

150

19 7mW

169mW

139 mW

V_DDINT= 3.6V

161mW

13 0mW

1 26mW

V_DDINT=3.3V

V_DDINT= 3.3V

128mW

130

110

90

V_DDINT= 3.0V

10 2mW

83mW

_T= 3.0V

V_DDIN

104mW

11 3mW

84mW

70

80

50

32

34

36

38

40

42

30

35

40

45

50

55

30

1/t_CK– MHz

POWER, IDLE^{1, 2, 4}

V_DDINT= 3.6V

POWER, IDLE^{1, 2,}

4

38

36

34

36

34

32

3 5mW

35 mW

28mW

22mW

32

28

26

30

28

26

27mW

.6V

V_DDINT= 3

25mW

V_DDINT= 3.3V

V_DDINT= 3.0V

28mW

22mW

24 22mW

22

24

22

20

18

16

V_DDINT= 3.3V

20mW

16mW

20

17mW

= 3.0V

V_DDIN

T

18

16

30

40

45

50

55

30

32

34

36

38

40

42

1/t_CK– MHz

POWER, IDLE n MODES²

35

30

45

40

35

30

25

20

15

28mW

25

22mW

V_DDCORE = 1.9V

V_DDCORE = 1.8V

20

15

20mW

13mW

12mW

IDLE(16)

I DL E(128)

13mW

IDLE(16)

10mW

10

10m W

9mW

IDLE(128)

10

5

12mW

50

9mW

5

30

40

45

55

30

32

34

36

38

40

42

1/t_CK– MHz

NOTES

VALID FOR ALLTEMPERATURE GRADES.

NOTES

VALID FOR ALL TEMPERATURE GRADES.

1. POWER REFLECTS DEVICE OPERATING WITH NO

OUTPUT LOADS.

1. POWER REFLECTS DEVICE OPERATING WITH NO

OUTPUT LOADS.

2. TYPICAL POWER DISSI PATION AT 3. 3V V_DD

AND 25°C, EXCEPT WHERE SPECIFIED.

3. IDD MEASUREMENTTAKEN WITH ALL INSTRUCTIONS

2.TYPICAL POWER DISSIPATION AT 3.3V V_DD

AND 25°C, EXCEPT WHERE SPECIFIED.

3. IDD MEASUREMENT TAKEN WITH ALL INSTRUCTIONS

EXECUTING FROM INTERNAL MEMORY. 50% Of the INSTRUCTIONS

ARE MULTIFUNCTI ON (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND

TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

ARE MULTIFUNCTI ON (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND

TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

4. IDLE REFERSTO STATE OF OPERATION DURING EXECUTION OF IDLE

INSTRUCTION. DEASSERTED PINS ARE DRIVENTO EITHER V_DDOR GND.

4. IDLE REFERSTO STATE OF OPERATION DURING EXECUTION OF IDLE

INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER V_DDOR GND.

Figure 28. Power vs. Frequency (ADSP-2184L)

Figure 29. Power vs. Frequency (ADSP-2185L)

Rev. C

|

Page 38 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

POWER, INTERNAL^{1, 2, 3}

_DDINT= 3.6V

POWER, INTERNAL^{1, 2, 3}

230

170

160

150

140

130

120

110

100

90

169mW

210

190

170

150

V

21 6mW

V_DDINT= 3.6V

126mW

V

_DDINT= 3.3V

139 mW

1 13mW

V_DDINT= 3.3V

V_DDINT= 3.0V

168.3mW

13 2mW

144 mW

130

110

90

10 2mW

83mW

V

_DDINT= 3.0V

112.2mW

87mW

70

50

80

30

35

40

45

50

55

30

32

34

36

38

40

42

1/t_CK– MHz

POWER, IDLE^{1, 2, 4}

36

34

32

38

36

34

32

28

26

V_DDINT= 3.6V

35mW

V

_DDINT= 3.6V

V_DDINT=3.3V

V_DDINT= 3.0V

3 2mW

3 5mW

28mW

22mW

30

28

26

2 7mW

25mW

21mW

V_DDINT= 3.3V

23mW

30mW

24

22

20

18

16

24 22mW

22

V

_DDINT= 3.0V

19mW

20

18

16

30

35

40

45

50

55

32

34

36

38

40

42

1/t_CK– MHz

POWER, IDLE n MODES²

35

30

45

40

35

30

25

20

15

28mW

32mW

IDLE

25

22mW

V_DDCORE = 1.9V

V_DDCORE = 1.8V

23mW

20

15

13mW

IDLE(16)

13mW

IDLE(16)

10mW

9mW

12mW IDLE(128)

10m W

9mW

10

5

IDLE(128)

10

5

12mW

50

30

35

40

45

55

30

32

34

36

38

40

42

1/t_CK– MHz

NOTES

VALID FOR ALLTEMPERATURE GRADES.

NOTES

VALID FOR ALL TEMPERATURE GRADES.

1. POWER REFLECTS DEVICE OPERATING WITH NO

OUTPUT LOADS.

1. POWER REFLECTS DEVICE OPERATING WITH NO

OUTPUT LOADS.

2. TYPICAL POWER DISSIPATION AT 3. 3V V_DD

2. TYPICAL POWER DISSI PATION AT 3. 3V V_DD

AND 25°C, EXCEPT WHERE SPECIFIED.

3. IDD MEASUREMENTTAKEN WITH ALL INSTRUCTIONS

3. IDD MEASUREMENTTAKENWITH ALL INSTRUCTIONS

EXECUTING FROM INTERNAL MEMORY. 50% Of the INSTRUCTIONS

ARE MULTIFUNCTI ON (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND

TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND

TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

4. IDLE REFERSTO STATE OF OPERATION DURING EXECUTION OF IDLE

INSTRUCTION. DEASSERTED PINS ARE DRIVENTO EITHER V_DDOR GND.

4. IDLE REFERSTO STATE OF OPERATION DURING EXECUTION OF IDLE

INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER V_DDOR GND.

Figure 30. Power vs. Frequency (ADSP-2186L)

Figure 31. Power vs. Frequency (ADSP-2187L)

Rev. C

|

Page 39 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

OUTPUT DRIVE CURRENTS

Figure 32 through Figure 35 show typical I-V characteristics for

the output drivers on the ADSP-218xL processors. The curves

represent the current drive capability of the output drivers as a

function of output voltage.

80

60

40

20

0

80

60

40

20

0

V

= 3.3V @ +25؇C

V_DDEXT= 3.3V @ +25؇C

DDEXT

V

= 3.6V @ –40؇C

V

= 3.6V @ –40

V_OH

؇C

DDEXT

V

OH

V

= 3.0V @ +85؇C

V_DDEXT= 3.0V @ +85؇C

V_DDEXT= 3.3V @ +25؇C

DDEXT

V

= 3.0V @ +85؇C

DDEXT

–20

–40

–60

–80

–20

–40

–60

–80

V

= 3.3V @ +25؇C

DDEXT

V

V_OL

OL

V

= 3.6V @ –40؇C

V_DDEXT= 3.6V @ –40؇C

DDEXT

0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

SOURCE VOLTAGE –

V

SOURCE VOLTAGE –

V

Figure 34. Typical Output Driver Characteristics (ADSP-2186L)

Figure 32. Typical Output Driver Characteristics (ADSP-2184L)

80

V

= 3.3V @ +25؇C

V

= 3.3V @ +25؇C

DDEXT

V

= 3.6V @ –40؇C

V

= 3.6V @ –40؇C

DDEXT

60

40

20

0

60

40

20

0

V

OH

V

= 3.0V @ +85؇C

V

= 3.0V @ +85؇C

DDEXT

V

= 3.0V @ +85؇C

V

= 3.0V @ +85؇C

DDEXT

–20

–40

–60

–80

–20

–40

–60

–80

V

= 3.3V @ +25؇C

V

= 3.3V @ +25؇C

DDEXT

V

OL

V

= 3.6V @ –40؇C

V

= 3.6V @ –40؇C

DDEXT

0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

SOURCE VOLTAGE –

V

SOURCE VOLTAGE –

V

Figure 35. Typical Output Driver Characteristics (ADSP-2187L)

Figure 33. Typical Output Driver Characteristics (ADSP-2185L)

Rev. C

|

Page 40 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

POWER-DOWN CURRENT

Figure 36 through Figure 39 show the typical power-down

supply current. Note that these graphs reflect ADSP-218xL

operation in lowest power mode. (See the “System Interface”

chapter of the ADSP-218x DSP Hardware Reference for details).

Current reflects device operating with no input loads.

10000

1000

10000

V

= 3.6V

= 3.3V

V

= 3.6V

= 3.3V

DD

1000

100

10

0

10

0

25

55

85

0

25

55

85

TEMPERATURE – °C

Figure 38. Typical Power-Down Current (ADSP-2186L)

Figure 36. Typical Power-Down Current (ADSP-2184L)

10000

1000

100

1000

100

V

= 3.6V

= 3.3V

V

= 3.6V

= 3.3V

= 3.0V

DD

10

0

10

0

25

55

85

0

25

55

85

TEMPERATURE – °C

Figure 39. Typical Power-Down Current (ADSP-2187L)

Figure 37. Typical Power-Down Current (ADSP-2185L)

Rev. C

|

Page 41 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

CAPACITIVE LOADING – ADSP-2184L, ADSP-2186L

CAPACITIVE LOADING – ADSP-2185L, ADSP-2187L

Figure 40 and Figure 41 show the capacitive loading characteris-

tics of the ADSP-2184L and ADSP-2186L.

Figure 42 and Figure 43 show the capacitive loading characteris-

tics of the ADSP-2185L and ADSP-2187L.

25

18

T = 85؇C

V

= 3.0V

V

= 3.0V

DD

20

15

10

5

15

12

9

6

0

40

80

120

– pF

160

180

200

0

50

100

150

200

250

C

C – pF

L

Figure 40. Typical Output Rise Time vs. Load Capacitance

(at Maximum Ambient Operating Temperature)

Figure 42. Typical Output Rise Time vs. Load Capacitance

(at Maximum Ambient Operating Temperature)

18

12

10

8

16

14

12

10

6

8

6

4

2

NOMINAL

2

NOMINAL

–2

–4

–6

–2

–4

–6

0

50

100

150

200

250

0

40

80

120

C – pF

L

160

200

C

– pF

L

Figure 41. Typical Output Valid Delay or Hold vs. Load Capacitance, C_L

(at Maximum Ambient Operating Temperature)

Figure 43. Typical Output Valid Delay or Hold vs. Load Capacitance, C_L

(at Maximum Ambient Operating Temperature)

Rev. C

|

Page 42 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

TEST CONDITIONS

REFERENCE

Figure 44 shows voltage reference levels for all ac measurements

(except output disable/enable).

SIGNAL

t_MEASURED

t_DIS

t_ENA

V

OH

(MEASURED)

V

(MEASURED) – 0.5V

(MEASURED) + 0.5V

INPUT

OR

OUTPUT

OH

2.0V

1.0V

OUTPUT

1.5V

V

OL

V

OL

t_DECAY

(MEASURED)

Figure 44. Voltage Reference Levels for AC Measurements (Except Output

Enable/Disable)

OUTPUT STARTS

DRIVING

OUTPUT STOPS

DRIVING

HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE

THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.

Output Disable Time

Output pins are considered to be disabled when they have

stopped driving and started a transition from the measured out-

put high or low voltage to a high impedance state. The output

disable time (t_DIS) is the difference of t_MEASUREDand t_DECAY, as

shown in Figure 45. The time is the interval from when a refer-

ence signal reaches a high or low voltage level to when the

output voltages have changed by 0.5 V from the measured out-

put high or low voltage.

Figure 45. Output Enable/Disable

I

OL

TO

OUTPUT

The decay time, t_DECAY, is dependent on the capacitive load, C_L,

and the current load, i_L, on the output pin. It can be approxi-

mated by the following equation:

1.5V

50pF

C_L× 0.5V

-----------------------

I

OH

t_DECAY

=

i_L

from which

Figure 46. Equivalent Loading for AC Measurements (Including All Fixtures)

ENVIRONMENTAL CONDITIONS

t_DIS= t_MEASURED– t_DECAY

is calculated. If multiple pins (such as the data bus) are disabled,

the measurement value is that of the last pin to stop driving.

Table 28. Thermal Resistance

LQFP

(°C/W)

BGA

(°C/W)

Output Enable Time

Rating Description¹

Symbol

Output pins are considered to be enabled when they have made

a transition from a high-impedance state to when they start

driving. The output enable time (t_ENA) is the interval from when

a reference signal reaches a high or low voltage level to when the

output has reached a specified high or low trip point, as shown

in Figure 45. If multiple pins (such as the data bus) are enabled,

the measurement value is that of the first pin to start driving.

Thermal Resistance (Case- θ_CA

to-Ambient)

48

50

2

63.3

70.7

7.4

Thermal Resistance

(Junction-to-Ambient)

θ_JA

θ_JC

Thermal Resistance

(Junction-to-Case)

¹Where the ambient temperature rating (T_AMB) is:

T

_AMB= T_CASE– (PD × θ_CA)

T_CASE= case temperature in °C

PD = power dissipation in W

Rev. C

|

Page 43 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

of the pin at the deassertion of RESET. The multiplexed pins

LQFP PACKAGE PINOUT

DT1/FO, TFS1/IRQ1, RFS1/IRQ0, and DR1/FI, are mode

selectable by setting Bit 10 (SPORT1 configure) of the System

Control Register. If Bit 10 = 1, these pins have serial port func-

tionality. If Bit 10 = 0, these pins are the external interrupt and

flag pins. This bit is set to 1 by default, upon reset.

The LQFP package pinout is shown in Table 29. Pin names in

bold text in the table replace the plain-text-named functions

when Mode C equals 1. A plus sign (+) separates two functions

when either function can be active for either major I/O mode.

Signals enclosed in brackets are state bits latched from the value

Table 29. LQFP Pin Assignments

Lead No.

Lead Name

A4/IAD3

A5/IAD4

GND

Lead No.

26

Lead Name

IRQE + PF4

IRQL0 + PF5

GND

Lead No.

51

Lead Name

EBR

Lead No.

76

Lead Name

D16

1

2

27

52

BR

77

D17

3

28

53

EBG

78

D18

4

A6/IAD5

A7/IAD6

A8/IAD7

A9/IAD8

A10/IAD9

A11/IAD10

A12/IAD11

A13/IAD12

GND

29

IRQL1 + PF6

IRQ2 + PF7

DT0

54

BG

79

D19

5

30

55

D0/IAD13

D1/IAD14

D2/IAD15

D3/IACK

V_DDINT

GND

80

GND

6

31

56

81

D20

7

32

TFS0

57

82

D21

8

33

RFS0

58

83

D22

9

34

DR0

59

84

D23

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

35

SCLK0

60

85

FL2

36

V_DDEXT

61

D4/IS

D5/IAL

D6/IRD

D7/IWR

D8

86

FL1

37

DT1/FO

TFS1/IRQ1

RFS1/IRQ0

DR1/FI

GND

62

87

FL0

CLKIN

38

63

88

PF3 [Mode D¹]

PF2 [Mode C]

V_DDEXT

XTAL

39

64

89

V_DDEXT

40

65

90

CLKOUT

GND

41

66

GND

91

PWD

42

SCLK1

67

V_DDEXT

D9

92

GND

V_DDINT

43

ERESET

RESET

68

93

PF1 [Mode B]

PF0 [Mode A]

BGH

WR

44

69

D10

94

RD

45

EMS

70

D11

95

BMS

46

EE

71

GND

96

PWDACK

A0

DMS

47

ECLK

72

D12

97

PMS

48

ELOUT

ELIN

73

D13

98

A1/IAD0

A2/IAD1

A3/IAD2

IOMS

49

74

D14

99

CMS

50

EINT

75

D15

100

¹Mode D function available on ADSP-2187L only.

Rev. C

|

Page 44 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

of the pin at the deassertion of RESET. The multiplexed pins

DT1/FO, TFS1/IRQ1, RFS1/IRQ0, and DR1/FI, are mode

selectable by setting Bit 10 (SPORT1 configure) of the System

Control Register. If Bit 10 = 1, these pins have serial port func-

tionality. If Bit 10 = 0, these pins are the external interrupt and

flag pins. This bit is set to 1 by default upon reset.

BGA PACKAGE PINOUT

The BGA package pinout is shown in Table 30. Pin names in

bold text in the table replace the plain text named functions

when Mode C equals 1. A plus sign (+) separates two functions

when either function can be active for either major I/O mode.

Signals enclosed in brackets are state bits latched from the value

Table 30. BGA Pin Assignments

Ball No.

A01

A02

A03

A04

A05

A06

A07

A08

A09

A10

A11

A12

B01

B02

B03

B04

B05

B06

B07

B08

B09

B10

B11

B12

C01

C02

C03

C04

C05

C06

C07

C08

C09

C10

C11

C12

Ball Name

A2/IAD1

A1/IAD0

GND

Ball No.

D01

D02

D03

D04

D05

D06

D07

D08

D09

D10

D11

D12

E01

E02

E03

E04

E05

E06

E07

E08

E09

E10

E11

E12

F01

F02

F03

F04

F05

F06

F07

F08

F09

F10

F11

F12

Ball Name

NC

Ball No.

G01

G02

G03

G04

G05

G06

G07

G08

G09

G10

G11

G12

H01

H02

H03

H04

H05

H06

H07

H08

H09

H10

H11

H12

J01

Ball Name

XTAL

Ball No.

K01

K02

K03

K04

K05

K06

K07

K08

K09

K10

K11

K12

L01

Ball Name

NC

WR

NC

GND

NC

A0

BGH

A10/IAD9

NC

BMS

NC

A9/IAD8

PF1 [MODE B]

PF2 [MODE C]

NC

DMS

GND

NC

RFS0

NC

TFS1/IRQ1

SCLK1

ERESET

EBR

NC

D6/IRD

D5/IAL

NC

D13

D22

D12

GND

NC

BR

GND

D4/IS

CLKIN

GND

EBG

A4/IAD3

A3/IAD2

GND

V_DDEXT

A8/IAD7

FL0

IRQE + PF4

NC

L02

GND

L03

IRQL1 + PF6

IOMS

GND

NC

GND

L04

NC

PF0 [MODE A]

FL2

PF3 [MODE D¹]

V_DDINT

DT0

L05

GND

L06

PMS

V_DDEXT

D23

TFS0

L07

DR0

GND

D2/IAD15

D3/IACK

GND

L08

GND

D20

GND

L09

RESET

ELIN

D18

V_DDEXT

GND

L10

D17

NC

L11

ELOUT

EINT

D16

D10

GND

L12

PWDACK

A6/IAD5

RD

A13/IAD12

NC

CLKOUT

V_DDINT

NC

M01

M02

M03

M04

M05

M06

M07

M08

M09

M10

M11

M12

IRQL0 + PF5

IRQL2 + PF7

NC

J02

A12/IAD11

A11/IAD10

FL1

J03

A5/IAD4

A7/IAD6

PWD

V_DDEXT

D21

J04

V_DDEXT

SCLK0

D0/IAD13

RFS1/IRQ0

BG

CMS

J05

GND

NC

J06

DT1/FO

DR1/FI

GND

NC

J07

D7/IWR

D11

J08

D19

J09

NC

D15

D8

J10

D1/IAD14

V_DDINT

EMS

NC

J11

EE

D14

D9

J12

ECLK

¹Mode D function available on ADSP-2187L only.

Rev. C

|

Page 45 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

OUTLINE DIMENSIONS

10.10

10.00 SQ

9.90

A1 BALL

CORNER

12 11 10

6

5

9 8 7 4 3 2 1

A

B

C

D

E

F

BALL A1

PAD CORNER

8.80

BSC SQ

G

H

J

K

L

0.80

BSC

M

BOTTOM VIEW

TOP VIEW

0.60 REF

DETAIL A

1.40

1.34

1.19

1.11

1.01

0.91

DETAIL A

0.33 NOM

0.28 MIN

COPLANARITY

*

0.50

0.45

0.40

0.12

SEATING

PLANE

BALL DIAMETER

*

COMPLIANT TO JEDEC STANDARDS MO-205-AC

WITH THE EXCEPTION TO BALL DIAMETER.

Figure 47. 144-Ball BGA [CSP_BGA] (BC-144-6)

16.00 BSC SQ

14.00 BSC SQ

1.60 MAX

0.75

0.60

0.45

100

1

76

75

12°

TYP

SEATING

PLANE

12.00

REF

TOP VIEW

(PINS DOWN)

1.45

1.40

1.35

0.20

0.09

7°

VIEW A

3.5°

0°

25

51

50

0.15

0.05

26

SEATING

PLANE

0.08

0.27

0.22

0.17

MAX LEAD

0.50 BSC

COPLANARITY

VIEW A

ROTATED 90° CCW

COMPLIANT TO JEDEC STANDARDS MS-026-BED

THE ACTUAL POSITION OF EACH LEAD IS WITHIN 0.08 OF ITS IDEAL

POSITION WHEN MEASURED IN THE LATERAL DIRECTION.

Figure 48. 100-Lead Low Profile Quad Flat Package [LQFP] (ST-100-1)

Rev. C

|

Page 46 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

SURFACE MOUNT DESIGN

Table 31 is provided as an aid to PCB design to accommodate

BGA style surface mount packages. For industry-standard

design recommendations, refer to IPC-7351, Generic Require-

ments for Surface Mount Design and Land Pattern Standard.

Table 31. BGA Data for Use with Surface Mount Design

Package

Ball Attach Type

Solder Mask Opening

Ball Pad Size

144-Ball BGA

(BC-144-6)

Solder Mask Defined

0.40 mm diameter

0.50 mm diameter

ORDERING GUIDE

Temperature

Range¹

Instruction

Rate (MHz)

Package

Description

Package

Option

Model

ADSP-2184LBST-160

ADSP-2184LBSTZ-160²

ADSP-2185LKST-115

ADSP-2185LKST-133

ADSP-2185LKST-160

ADSP-2185LKST-210

ADSP-2185LKSTZ-210²

ADSP-2185LBST-115

ADSP-2185LBST-133

ADSP-2185LBSTZ-133²

ADSP-2185LBST-160

ADSP-2185LBSTZ-160²

ADSP-2185LBST-210

ADSP-2185LBSTZ-210²

ADSP-2186LKST-115

ADSP-2186LKST-115R³

ADSP-2186LKST-133

ADSP-2186LKSTZ-133²

ADSP-2186LBST-115

ADSP-2186LBSTZ-115²

ADSP-2186LBST-160²

ADSP-2186LBCA-160R³

ADSP-2187LKST-160

ADSP-2187LKSTZ-160²

ADSP-2187LKST-210

ADSP-2187LKSTZ-210²

ADSP-2187LBST-160

ADSP-2187LBSTZ-160²

ADSP-2187LBST-210

ADSP-2187LBSTZ-210²

–40°C to +85°C

0°C to 70°C

40

100-Lead LQFP

144-Ball BGA

ST-100-1

BC-144-6

ST-100-1

40

28.8

32.2

40

0°C to 70°C

52.5

28.8

32.2

40

0°C to 70°C

–40°C to +85°C

0°C to 70°C

40

52.5

28.8

32.2

28.8

40

0°C to 70°C

–40°C to +85°C

0°C to 70°C

40

100-Lead LQFP

0°C to 70°C

40

0°C to 70°C

52.5

40

0°C to 70°C

–40°C to +85°C

40

52.5

¹Ranges shown represent ambient temperature.

²Z = RoHS Compliant Part.

³R = Tape and Reel.

Rev. C

|

Page 47 of 48

|

January 2008

ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L

registered trademarks are the property of their respective owners.

D00192-0-1/08(C)

Rev. C

|

Page 48 of 48

|

January 2008


型号：	ADSP-2187LBSTZ-210
厂家：	ADI
描述：	DSP Microcomputer 微电脑DSP 微控制器和处理器外围集成电路数字信号处理器装置电脑
文件：	总48页 (文件大小：630K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

ADSP-2187LBSTZ-210 [ADI]

相关型号：

ADSP-2187LBSTZ-2102

ADSP-2187LKST-160

ADSP-2187LKST-210

ADSP-2187LKSTZ-160

ADSP-2187LKSTZ-1602

ADSP-2187LKSTZ-210

ADSP-2187LKSTZ-2102

ADSP-2187N

ADSP-2187NBCA-320

ADSP-2187NBST-320

ADSP-2187NBSTZ-320

ADSP-2187NBSTZ-3202